

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
10	0001231154	ENGINEERING RELEASED		2011-09-06

J2 MLB - DVT OK2FAB


LAST_MODIFIED= Tue Sep 6 17:35:11 2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table of Contents	MIKE	NA
2	2	BLOCK DIAGRAM: SYSTEM	J2DEV	N/A
3	4	BOM TABLES	MIKE	N/A
4	6	AP: MAIN	MIKE	N/A
5	7	AP: I/Os	JOE	N/A
6	8	AP: NAND	MIKE	N/A
7	9	AP: TV, DP, MIPI	JOE	01/13/2011
8	10	AP: DDR	MIKE	N/A
9	11	AP: POWER	MIKE	N/A
10	12	AP: MISC & ALIASES	ALEX	N/A
11	13	AP: VIDEO BUFFER, BB USB MUXES	CHOPIN	12/10/2010
12	14	NAND	MIKE	N/A
13	16	DDR 0 AND 1	MIKE	06/21/2010
14	17	DDR 2 AND 3	MIKE	06/21/2010
15	21	MLB ALIASES/CONNECTIONS	ALEX	09/30/2010
16	22	VIDEO: EDP CONNECTOR	JOE	01/19/2011
17	30	GRAPE: GROUNDHOG, CONN, BOOST	RAMSIN	12/17/2010
18	31	GRAPE: Z1, Z2	RAMSIN	12/17/2010
19	36	AUDIO: L63B CODEC	KAVITHA	02/03/2011
20	37	AUDIO: SPEAKER AMP	KAVITHA	02/03/2011
21	38	AUDIO: HEADPHONE OUT	KAVITHA	02/03/2011
22	42	AUDIO: DETECT/MIC BIAS	KAVITHA	02/03/2011
23	43	AUDIO: HP/MIC FILTERS	KAVITHA	02/03/2011
24	54	CONNECTOR: SENSOR	MARK	01/11/2011
25	55	SENSOR PANEL FILTERS 1	MARK	01/11/2011
26	56	SENSOR PANEL FILTERS 2	MARK	01/11/2011
27	57	IO FLEX: DOCK COMPONENTS	JOE	01/19/2011
28	58	DISPLAY PORT MISC	JOE	01/19/2011
29	59	IO FLEX: B2B CONNECTOR	JOE	01/19/2011
30	60	CONNECTOR: X26	JOE	01/19/2011
31	61	WLAN BB & POWER	X26_WIFI_MIKE_BT	09/01/2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
32	62	WLAN 2.4GHZ AND ANT	X26_WIFI_MIKE_BT	09/01/2011
33	63	WLAN 5GHZ AND TEST POINTS	X26_WIFI_MIKE_BT	09/01/2011
34	75	POWER: BATTERY CONNECTOR	MADHAVI	01/13/2011
35	80	POWER ALIASES	MADHAVI	01/13/2011
36	81	POWER: AMELIA PMU	MADHAVI	01/13/2011
37	82	POWER: AMELIA PMU	MLB	01/14/2011
38	83	POWER: AMELIA VSS	MADHAVI	01/13/2011
39	90	DEBUG AND MISC	ALEX	10/04/2010
40	93	FCT/ICT TEST/BRACKETS	ALEX	10/04/2010
41	150	CONSTRAINTS: MLB RULES	MIKE	01/21/2011
42	151	CONSTRAINTS: LOW SPEED BUS	MIKE	01/21/2011
43	152	CONSTRAINTS: DISPLAY/AUDIO	MIKE	01/21/2011
44	153	CONSTRAINTS: DDR/FMI	MIKE	01/21/2011
45	154	CONSTRAINTS: POWER / GND	MIKE	01/21/2011
46	155	CONSTRAINTS: DEBUG	MIKE	01/21/2011
47	156	FUNC TEST POINTS	MIKE	01/21/2011
48	157	FUNC TEST POINTS	MIKE	01/21/2011

DRAWING
 DRAWING
 MLB
 Schematic / PCB #'s

DRAWING TITLE		SCH, J2, MLB	
DRAWING NUMBER		051-8773	SIZE D
REVISION		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 48	
IV ALL RIGHTS RESERVED			



SYNC MASTER=J2DEV		SYNC DATE=N/A	
BLOCK DIAGRAM: SYSTEM			
Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		2 OF 48	
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

ALL AVAIL BOM OPTIONS

COMMON
ALTERNATE

16GB_PROD
32GB_PROD
64GB_PROD
128GB_PROD

DEVELOPMENT_JTAG
DEVELOPMENT_JTAG_TAP
JTAG_DAP

SPEAKER
INTERNAL_MIC

NAND_IO_1V8
NAND_IO=3V3

SNOTE
DEV
MLB
JZ

BOM GROUP	BOM OPTIONS
BASIC	COMMON, ALTERNATE
AUDIO	SPEAKER, INTERNAL_MIC

BARCODE LABEL/EEEE CODES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7691	1	EEEE FOR 639-2352 (J1 16G)	EEEE_DNKT	CRITICAL	EEEE_J1_16G
825-7691	1	EEEE FOR 639-2058 (J1 32G)	EEEE_DM2N	CRITICAL	EEEE_J1_32G
825-7691	1	EEEE FOR 639-2059 (J1 64G)	EEEE_DM2P	CRITICAL	EEEE_J1_64G
825-7691	1	EEEE FOR 639-2353 (J2 16G)	EEEE_DNKV	CRITICAL	EEEE_J2_16G
825-7691	1	EEEE FOR 639-1572 (J2 32G)	EEEE_DHWV	CRITICAL	EEEE_J2_32G
825-7691	1	EEEE FOR 639-1871 (J2 64G)	EEEE_DKQL	CRITICAL	EEEE_J2_64G
825-7691	1	EEEE FOR 639-1870 (J2 128G)	EEEE_DKQK	CRITICAL	EEEE_J2_128G
825-7691	1	EEEE FOR 639-2844 (J2A 16G)	EEEE_DRJQ	CRITICAL	EEEE_J2A_16G
825-7691	1	EEEE FOR 639-2826 (J2A 32G)	EEEE_DRP6	CRITICAL	EEEE_J2A_32G
825-7691	1	EEEE FOR 639-2827 (J2A 64G)	EEEE_DRP5	CRITICAL	EEEE_J2A_64G

MECHANICAL PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-2105	1	FENCE, NAND, TOP, MLB, J2	PD_FENCE_NAND	CRITICAL	
806-1857	1	FENCE, LARGE, TOP, MLB, J2	PD_FENCE_LARGE	CRITICAL	
806-2349	1	FENCE, SMALLER, TOP, MLB, J2	PD_FENCE_SMALL	CRITICAL	
806-1860	1	FENCE, 1, BTM, MLB, J2	PD_FENCE_BT1	CRITICAL	
806-1865	1	FENCE, 2, BTM, MLB, J2	PD_FENCE_BT2	CRITICAL	
806-2352	1	FENCE, SMALLER, BTM, MLB, J2	PD_FENCE_BT3	CRITICAL	

SCH AND BOARD P/N

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8773	1	SCH, MLB, J2	SCH1	CRITICAL	?
820-2996	1	PCBF, MLB, J2	PCB1	CRITICAL	?
085-3058	1	DEV BOM, MLB, J2	DEV1		?

SOC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380533	1	IC, SOC, H4G, FCBGA1225	U0600	CRITICAL	?

PMU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380561	1	IC, PMU, AMELIA, D1974AB	U8100	CRITICAL	?

SDRAM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33380579	2	SDRAM, LPDDR2, 512MB, SAMSUNG 46NM	U1600, U1700	CRITICAL	?

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33380580	33380579		U1600, U1700	LPDDR2, HYNIX 44NM
33380581	33380579		U1600, U1700	LPDDR2, ELPIDA 45NM

NAND

16GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580781	1	HYNIX 26NM PPN1.0 16GB	U1400	CRITICAL	16GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580804	33580781	16GB_PROD	U1400	TOSHIBA 24NM PPN1.0

32GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580781	2	HYNIX 26NM PPN1.0 32GB	U1400, U1410	CRITICAL	32GB_PROD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580804	33580781	32GB_PROD	U1400, U1410	TOSHIBA 24NM PPN1.0

64GB FLASH CONFIGURATIONS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580782	2	HYNIX 26NM PPN1.0 64GB	U1400, U1410	CRITICAL	64GB_PROD


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580805	33580782	64GB_PROD	U1400, U1410	TOSHIBA 24NM PPN1.0

128GB FLASH CONFIGURATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33580814	2	HYNIX 26NM PPN1.0 128GB	U1400, U1410	CRITICAL	128GB_PROD





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33580806	33580814	128GB_PROD	U1400, U1410	TOSHIBA 24NM PPN1.0

SYNC MASTER=MIKE		SYNC DATE=N/A	
BOM TABLES			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	4 OF 157
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	3 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



DEFAULT IS TO TIE HSIC_HOST_READY TO BOTH DEVICES BUT OPTION IS HERE IN CASE THEY NEED TO BE SEPARATE

PAGE TITLE		SYNC MASTER=JOE		SYNC DATE=N/A	
AP: I/Os		DRAWING NUMBER	051-8773	SIZE	D
Apple Inc.		REVISION	10.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE			
II NOT TO REPRODUCE OR COPY IT		7 OF 157			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET			
IV ALL RIGHTS RESERVED		5 OF 48			



U0600 H4G FCBGA (4 OF 12)

44 12 6	OMIT	FMI0_CEO_L	AH31	FMI0_CEN0	FMI2_CEN0	AE35	SPK_ID	20
44 12 6	OMIT	FMI0_CEI_L	AF31	FMI0_CEN1	FMI2_CEN1	AB28	NC FMI2_CEI_L	44
44	OMIT	NC FMI0_CE2_L	AD28	FMI0_CEN2	FMI2_CEN2	AA28	NC FMI2_CE2_L	44
44	OMIT	NC FMI0_CE3_L	AG29	FMI0_CEN3	FMI2_CEN3	AB30	NC FMI2_CE3_L	44
44	OMIT	NC FMI0_CE4_L	Y29	FMI0_CEN4	FMI2_CEN4	AE28	PM_LCDVDD_PWREN	16
44	OMIT	NC FMI0_CE5_L	AH28	FMI0_CEN5	FMI2_CEN5	AF28	NC FMI2_CE5_L	44
44	OMIT	NC FMI0_CE6_L	AG28	FMI0_CEN6	FMI2_CEN6	AA29	RST_GRAPE_L	17 45
44	OMIT	NC FMI0_CE7_L	AM31	FMI0_CEN7	FMI2_CEN7	AB31	GRAPE_FW_DNLD_EN_L	17
44 12	BE	FMI0_AD<0>	AG35	FMI0_IO0	FMI2_IO0	AC31	NC FMI2_AD<0>	44
44 12	BE	FMI0_AD<1>	AF35	FMI0_IO1	FMI2_IO1	AB33	NC FMI2_AD<1>	44
44 12	BE	FMI0_AD<2>	AH35	FMI0_IO2	FMI2_IO2	AC35	NC FMI2_AD<2>	44
44 12	BE	FMI0_AD<3>	AH33	FMI0_IO3	FMI2_IO3	AE34	NC FMI2_AD<3>	44
44 12	BE	FMI0_AD<4>	AG31	FMI0_IO4	FMI2_IO4	AD34	NC FMI2_AD<4>	44
44 12	BE	FMI0_AD<5>	AG32	FMI0_IO5	FMI2_IO5	AD32	NC FMI2_AD<5>	44
44 12	BE	FMI0_AD<6>	AG34	FMI0_IO6	FMI2_IO6	AD35	NC FMI2_AD<6>	44
44 12	BE	FMI0_AD<7>	AH32	FMI0_IO7	FMI2_IO7	AD31	NC FMI2_AD<7>	44
44 12 6	OMIT	FMI0_ALE	AE32	FMI0_ALE	FMI2_ALE	AB34	NC FMI2_ALE	44
44 12 6	OMIT	FMI0_CLE	AF33	FMI0_CLE	FMI2_CLE	AB32	NC FMI2_CLE	44
44 12 6	OMIT	FMI0_WE_L	AH34	FMI0_WEN	FMI2_WEN	AB35	NC FMI2_WE_L	44
44 12 6	OMIT	FMI0_RE_N	AE33	FMI0_REN	FMI2_REN	AD33	NC FMI2_RE_L	44
44 12	OMIT	FMI0_DQS_P	AG33	FMI0_DQS	FMI2_DQS	AC33	NC FMI2_DQS	44
44 12 6	OMIT	FMI1_CEO_L	AJ33	FMI1_CEN0	FMI3_CEN0	W31	NC FMI3_CEO_L	44
44 12 6	OMIT	FMI1_CEI_L	AN33	FMI1_CEN1	FMI3_CEN1	W28	NC FMI3_CEI_L	44
44	OMIT	NC FMI1_CE2_L	AD30	FMI1_CEN2	FMI3_CEN2	W29	NC FMI3_CE2_L	44
44	OMIT	NC FMI1_CE3_L	AE30	FMI1_CEN3	FMI3_CEN3	V30	NC FMI3_CE3_L	44
44	OMIT	NC FMI1_CE4_L	AJ31	FMI1_CEN4	FMI3_CEN4	AG30	NC FMI3_CE4_L	44
44	OMIT	NC FMI1_CE5_L	AJ30	FMI1_CEN5	FMI3_CEN5	AC30	NC FMI3_CE5_L	44
44	OMIT	NC FMI1_CE6_L	AL31	FMI1_CEN6	FMI3_CEN6	AH30	NC FMI3_CE6_L	44
44	OMIT	NC FMI1_CE7_L	AK31	FMI1_CEN7	FMI3_CEN7	AE31	NC FMI3_CE7_L	44
44 12	BE	FMI1_AD<0>	AL32	FMI1_IO0	FMI3_IO0	AA34	NC FMI3_AD<0>	44
44 12	BE	FMI1_AD<1>	AN35	FMI1_IO1	FMI3_IO1	W33	NC FMI3_AD<1>	44
44 12	BE	FMI1_AD<2>	AK32	FMI1_IO2	FMI3_IO2	AA33	NC FMI3_AD<2>	44
44 12	BE	FMI1_AD<3>	AK33	FMI1_IO3	FMI3_IO3	V34	NC FMI3_AD<3>	44
44 12	BE	FMI1_AD<4>	AL33	FMI1_IO4	FMI3_IO4	AA30	NC FMI3_AD<4>	44
44 12	BE	FMI1_AD<5>	AK34	FMI1_IO5	FMI3_IO5	V31	NC FMI3_AD<5>	44
44 12	BE	FMI1_AD<6>	AM33	FMI1_IO6	FMI3_IO6	W32	NC FMI3_AD<6>	44
44 12	BE	FMI1_AD<7>	AJ35	FMI1_IO7	FMI3_IO7	Y30	NC FMI3_AD<7>	44
44 12 6	OMIT	FMI1_ALE	AN34	FMI1_ALE	FMI3_ALE	Y33	NC FMI3_ALE	44
44 12 6	OMIT	FMI1_CLE	AK35	FMI1_CLE	FMI3_CLE	W30	NC FMI3_CLE	44
44 12 6	OMIT	FMI1_WE_L	AM35	FMI1_WEN	FMI3_WEN	AA32	NC FMI3_WE_L	44
44 12 6	OMIT	FMI1_RE_N	AL35	FMI1_REN	FMI3_REN	AA31	NC FMI3_RE_L	44
44 12	OMIT	FMI1_DQS_P	AL34	FMI1_DQS	FMI3_DQS	Y32	NC FMI3_DQS	44

NEW GPIO FOR J2. FILE A RADAR

CHECK WITH GRAPE ON VOLTAGE FOR THESE TWO SIGNALS

CHECK CONNECTION FOR VSSA18_T5

SYNC MASTER=MIKE SYNC DATE=N/A

AP: NAND

Apple Inc.

DRAWING NUMBER 051-8773 SIZE D

REVISION 10.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 8 OF 157

SHEET 6 OF 48



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
13280279	13280154		C0960, C0961	RADAR:9624625

SYNC MASTER=JOE SYNC DATE=01/13/2011

AP: TV, DP, MIPI


Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 9 OF 157 SHEET: 7 OF 48




OMIT
U0600
H4G
FCBGA
(7 OF 12)

U0600
H4G
FCBGA
(8 OF 12)

OMIT

PAGE TITLE		SYNC DATE=N/A	
AP: DDR			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
		BRANCH	
		PAGE	10 OF 157
		SHEET	8 OF 48
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
13880702	13880657		C1100, C1102	QTY 17 RADAR:8837828

C1100, C1102, C1103, C1117, C1144, C1165, C1156, C1158, C1171, C1151, C1161, C1175,

SYNC MASTER=MIKE SYNC DATE=N/A

AP: POWER

Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 11 OF 157

SHEET: 9 OF 48




BOOT_CONFIG[3-0]

1100	FMIO/1 2/2 CS
1101	FMIO/1 4/4 CS
1110	FMIO/1 4/4 CS WITH TEST

S/W READ FLOW

1. SET GPIO AS INPUT
2. DISABLE PU AND ENABLE PD
3. READ




BOARD_ID[3-0]

0000	J1 AP
0001	J1 DEV
0010	J2 AP
0011	J2 DEV
0100	J2A AP
0101	J2A DEV

S/W READ FLOW

1. SET GPIO AS INPUT
2. DISABLE PU AND ENABLE PD
3. READ



BRD_REV[2-0]

000	PROTO 0
001	PROTO 1 LOCAL
010	PROTO 1 CHINA
011	PROTO 2
100	EVT

S/W READ FLOW

1. SET GPIO AS INPUT
2. ENABLE PU AND DISABLE PD
3. READ


FOR REFERENCE

```



BOOT_CONFIG[3:0]
0000 SPI0
0001 SPI1
0010 SPI0 W/TEST
0011 SPI1 W/TEST
0100 FMIO 2CS
0101 FMIO 4CS
0110 FMIO 4CS W/TEST
0111 RESERVED
1000 FMIO 2 CS
1001 FMIO 4 CS
1010 FMIO 4CS W/TEST

CURRENT SETTING ->
1100 FMIO/1 2/2 CS
1101 FMIO/1 4/4 CS
1110 FMIO/1 4/4 CS W/TEST
1111 RESERVED
  
```


I2C PULL-UPS



JTAG



2-WIRE DAP	SCAN DUMP	PRODUCTION
DEVELOPMENT_JTAG	DEVELOPMENT_JTAG	JTAG_DAP
JTAG_DAP	DEVELOPMENT_JTAG_TAP	



SYNC MASTER=ALEX SYNC DATE=N/A

AP: MISC & ALIASES


Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 12 OF 157
 SHEET: 10 OF 48



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
34380539	34380520		U1300	RADAR:9009078

SYNC MASTER=CHOPIN SYNC DATE=12/10/2010


PAGE TITLE
AP: VIDEO BUFFER, BB USB MUXES

Apple Inc.

DRAWING NUMBER: 051-8773
 REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: _____
 PAGE: 13 OF 157
 SHEET: 11 OF 48




TEST POINTS

DO NOT PLACE IN NAND SINGLE PCS SHIELD CAN AREA


- 44 12 6 FMIO AD<0> TP1400
- 44 12 6 FMIO ALE TP1401
- 44 12 6 FMIO CLE TP1402
- 44 12 6 FMIO RE_N TP1403
- 44 12 6 FMIO WE_L TP1404

- 44 12 6 FM11 AD<0> TP1405
- 44 12 6 FM11 ALE TP1406
- 44 12 6 FM11 CLE TP1407
- 44 12 6 FM11 RE_N TP1408
- 44 12 6 FM11 WE_L TP1409

SYNC MASTER=MIKE		SYNC DATE=N/A	
NAND			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 157
		SHEET	12 OF 48



SYNC MASTER=MIKE		SYNC DATE=06/21/2010	
PAGE TITLE			
DDR 0 AND 1		DRAWING NUMBER	SIZE
Apple Inc.		051-8773	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		10.0.0	
		PAGE	SHEET
		16 OF 157	13 OF 48



SYNC MASTER=MIKE		SYNC DATE=06/21/2010	
PAGE TITLE DDR 2 AND 3			
Apple Inc.	DRAWING NUMBER	051-8773	SIZE D
	REVISION	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		17 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		14 OF 48	
IV ALL RIGHTS RESERVED			

WIFI ALIASES

42 40 4	<u>HSIC1 WLAN DATA1</u>	<u>HSIC DATA 4330</u>	31 33
42 40 4	<u>HSIC1 WLAN STB1</u>	<u>HSIC STROBE 4330</u>	31 33
42 5	<u>HSIC HOST READY WLAN</u>	<u>WLAN GPIO1</u>	31 33
42 5	<u>HSIC WLAN_RDY</u>	<u>HSIC_DEVICE_READY</u>	31
45 37	<u>RST WLAN_L</u>	<u>WLAN_ENABLE</u>	31 33
37	<u>PM WLAN HOST WAKE</u>	<u>WLAN_GPIO0</u>	31 33
45 37	<u>RST_BT_L</u>	<u>BT RESET_N</u>	31 33
37	<u>PM_BT_HOST_WAKE</u>	<u>BT_HOST_WAKE</u>	31 33
5	<u>PM_BT_WAKE</u>	<u>BT_WAKE</u>	31 33
42 5	<u>UART3_BT_RXD</u>	<u>BT_UART_TXD</u>	31 33
42 5	<u>UART3_BT_TXD</u>	<u>BT_UART_RXD</u>	31 33
42 5	<u>UART3_BT_CTS_L</u>	<u>BT_UART_RTS_N</u>	31 33
42 5	<u>UART3_BT_RTS_L</u>	<u>BT_UART_CTS_N</u>	31 33
42 37	<u>CLK_32K_WLAN</u>	<u>CLK32K</u>	32 33
42 19 5	<u>I2S2_VSP_BCLK</u>	<u>BT_FCM_CLK</u>	31
42 19 5	<u>I2S2_VSP_DOUT</u>	<u>BT_FCM_DIN</u>	31
42 19 5	<u>I2S2_VSP_DIN</u>	<u>BT_FCM_DOUT</u>	31
42 19 5	<u>I2S2_VSP_LRCK</u>	<u>BT_FCM_SYNC</u>	31
42 5	<u>UART6_WLAN_RXD</u>	<u>WLAN_GPIO4</u>	31 33
42 5	<u>UART6_WLAN_TXD</u>	<u>WLAN_GPIO3</u>	31 33


UART ALIASES

42 5	<u>UART0_AP_RXD</u>	<u>UART0_MUX_RXD</u>	11 42
42 5	<u>UART0_AP_TXD</u>	<u>UART0_MUX_TXD</u>	11 42

OBSOLETE ALIASES

<u>NC_EXT_SMPS_REQ</u>	<u>EXT_SMPS_REQ</u>	31
<u>NC_EXT_PWM_REQ</u>	<u>EXT_PWM_REQ</u>	31
<u>NC_BT_GPIO5</u>	<u>BT_GPIO5</u>	31
<u>TP_WLAN_GPIO5</u>	<u>WLAN_GPIO5</u>	31

45 30 5 GSM_TXBURST_IND LED_DRIVE_GSM
 NEED TO DOUBLE CHECK IF WE NEED THIS IN IPAD, OR IF THIS MIGHT BE A PHONE SPECIFIC ISSUE


SYNC MASTER=ALEX		SYNC DATE=09/30/2010	
PAGE TITLE			
MLB ALIASES/CONNECTIONS			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	21 OF 157
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

EDP CONNECTOR

SIA413DJ

MOSFET	SIA413DJ
CHANNEL	P-TYPE
RDS(ON)	100MOHM @-1.5V
IMAX	3 A
VGS MAX	+/- 8V


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680903	37680796		Q2200	RADAR:8379470
15580667	15580583			RADAR:8616060, RADAR: 9015335




SYNC MASTER=JOE		SYNC DATE=01/19/2011	
VIDEO: EDP CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.0.0
		PAGE	22 OF 157
		SHEET	16 OF 48

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380525	1	IC,ASIC,GROUNDHOG B0,120B BGA	U3003	CRITICAL	

CONNECTORS TO GRAPE FLEX




CRITICAL P/N 518S0828




F-RT-SM 502250-8037 J3010

MATES WITH LEFTMOST GRAPE FLEX TAIL








F-RT-SM 502250-8037 J3011

MATES WITH RIGHTMOST GRAPE FLEX TAIL



BOOST CONVERTOR



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180523	31180485		U3007	
31180524	31180533		U3009	
31180525	31180532		U3010	

SYNC MASTER=RAMSIN SYNC DATE=12/17/2010

GRAPE: GROUNDHOG, CONN, BOOST

Apple Inc.

DRAWING NUMBER: 051-8773


REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED


PAGE: 30 OF 157

SHEET: 17 OF 48

ZEPHYR 1+ ASIC



ARM9 MCU (Z2 BASED)



Z2 - PRODUCT STRAP OPTIONS

BON_L5	BON_L4	BON_L3	MODE
LOW	X	X	K48
FLOAT	FLOAT	FLOAT	K94
FLOAT	LOW	FLOAT	J2
ALL OTHER STRAPS			CRITICAL ERROR
DEFAULT			J2

SYNC MASTER=RAMSIN SYNC DATE=12/17/2010

GRAPE: Z1, Z2

Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D


REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 31 OF 157 SHEET: 18 OF 48

L63B AUDIO CODEC

APN:338S0940




MIN LINE WIDTH=0.6MM
MIN NECK WIDTH=0.5MM
MAX NECK LENGTH=75 MM

SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE			
AUDIO: L63B CODEC			
DRAWING NUMBER		SIZE	
051-8773		D	
REVISION		PAGE	
10.0.0		36 OF 157	
BRANCH		SHEET	
		19 OF 48	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

SPEAKER AMPLIFIER


APN:353S3317)
 TURN ON TIME: 3.5MS
 75HZ +/- XXX%
 TURN ON DELAY: ?MS

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC




SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8773	D
		REVISION	10.0.0
		PAGE	37 OF 157
		SHEET	20 OF 48

HEADPHONE OUTPUT ZOBEL NETWORK




DOCK LINE OUTPUT



SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
AUDIO: HEADPHONE OUT			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8773	D
		REVISION	
		10.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 157
		SHEET	21 OF 48


EXTERNAL (HEADSET) MIC INPUT CIRCUITRY




SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE			
AUDIO: DETECT/MIC BIAS			
DRAWING NUMBER		SIZE	
051-8773		D	
REVISION		PAGE	
10.0.0		42 OF 157	
BRANCH		SHEET	
		22 OF 48	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

HEADPHONE JACK CONNECTION IS ON FRONT PANEL FLEX, CSA 55/PDF 29


PLACE ALL COMPONENTS NEAR J5401




HEADSET JACK INSERTION DETECT



SYNC MASTER=KAVITHA		SYNC DATE=02/03/2011	
PAGE TITLE AUDIO: HP/MIC FILTERS			
DRAWING NUMBER 051-8773		SIZE D	
REVISION 10.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 43 OF 157		SHEET 23 OF 48	




SYNC MASTER=MARK		SYNC DATE=01/11/2011	
PAGE TITLE			
CONNECTOR: SENSOR			
DRAWING NUMBER		051-8773	SIZE D
REVISION		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		54 OF 157	
SHEET		24 OF 48	




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0643	155S0373	?		RADAR:8376668


SYNC MASTER=MARK SYNC DATE=01/11/2011
SENSOR PANEL FILTERS 1
 Apple Inc.
 DRAWING NUMBER: 051-8773
 REVISION: 10.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 55 OF 157
 SHEET: 25 OF 48





PAGE TITLE		SYNC DATE=01/11/2011	
SENSOR PANEL FILTERS 2			
DRAWING NUMBER		051-8773	
REVISION		10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		26 OF 48	
IV ALL RIGHTS RESERVED			






ACCESSORY



PLACE BY PMU



DISPLAYPORT



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37780090	37780081		D25751	RADAR:8972666
37780111	37780099		D25710, D25711	RADAR:8849707
37780107	37780066		D2700, D2701, D2702, D2703	RADAR:8947642
15580625	15580559		L5700, L5701	RADAR:8423156
37780116	37780108		D25760	RADAR:8370432
15580725	15580276	FL0600, FL5707, FL5708, FL5711		QTY 4 RADAR:9625553
15580513	15580320		L5762	RADAR:9625601

SYNC MASTER=JOE SYNC DATE=01/19/2011

IO FLEX: DOCK COMPONENTS

Apple Inc.


DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 57 OF 157
 SHEET: 27 OF 48


PLACEMENT NOTE: NEAR U0600




DISPLAYPORT AC COUPLING




STUFFING OPTIONS FOR DP LANES 2, 3 FOR STEVENOTE.



FOR STEVENOTE ON MLB, STUFF ALL OF THE SNOTE BOM OPTIONS. NOSTUFF R5902, R5900, R5908 R5904, R5906, R5914, R5915, R5916, AND R5917. FOR DEV BOARD, STUFF R5918 AND NOSTUFF R5903.




PAGE TITLE		SYNC MASTER=JOE		SYNC DATE=01/19/2011	
DISPLAY PORT MISC			DRAWING NUMBER	051-8773	SIZE
Apple Inc.			REVISION	10.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			58 OF 157		
II NOT TO REPRODUCE OR COPY IT			SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			28 OF 48		
IV ALL RIGHTS RESERVED					



SYNC MASTER=JOE		SYNC DATE=01/19/2011	
PAGE TITLE IO FLEX: B2B CONNECTOR			
		DRAWING NUMBER 051-8773	SIZE D
		REVISION 10.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	59 OF 157
		SHEET	29 OF 48



X26 CELLULAR/GPS CONNECTOR



SYNC MASTER=JOE		SYNC DATE=01/19/2011	
PAGE TITLE			
CONNECTOR: X26			
		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	60 OF 157
		SHEET	30 OF 48
		SIZE	D

WLAN/BT POWER

WLAN/BT BASEBAND



RF GUYS HATE MULTIPLE GROUND PLANES
WE HAVE 500MILIAMP BURST RETURN CURRENTS TO BATTERY
GET RFDESIGN OK FOR ANY SEPARATION


BOOTSTRAPPING OPTIONS

GPIO6	SDIO_DATA2	SDIO_DATA1	MODE	DEF.ARM STATE
0	X	X	SDIO	RESET
1	0	X	GSPI	RESET
1	1	0	HSIC	RUNNING
1	1	1	BOOTLOADERLESS HSIC	RUNNING


ALTERNATE PARTS AVAILABLE:

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180548	31180398	ANDGATE_TI	U8	TI
15580657	15580537	FERRITE_TY	FL2,FL4	TAIYO YUDEN
15580337	15580444	FERRITE_TDK	FL6,FL9	TDK

SUPPLY FILTERING




HSIC READY KLUDGE




DEVICE READY DE-ASSERTS WHEN:
WLAN RESET FALLS
SW-DEFINED GPIO2 FALLS

PULL-UP/DOWN RESISTORS



BOOTSTRAP RESISTORS




PAGE TITLE		WLAN BB & POWER	
Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	61 OF 157
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	31 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

RF I/O PLAN


RF_SW_CTRL_0: 2G_CTRL_BT
 RF_SW_CTRL_1: 2G_CTRL_RX
 RF_SW_CTRL_2: 2G_CTRL_TX
 RF_SW_CTRL_3: 2G_CTRL_PA_EN
 RF_SW_CTRL_4: 5G_CTRL_RX
 RF_SW_CTRL_5: 5G_CTRL_TX
 RF_SW_CTRL_6: 5G_CTRL_LNA_EN
 RF_SW_CTRL_7: 5G_CTRL_PA_EN

WLAN TRANSCEIVER



2.4GHZ TX


2.4GHZ RX + T/R SWITCH



2.4GHZ/5GHZ DIPLEXER

CONDUCTED TEST PORT

ANTENNA CONNECTOR




PAGE TITLE WLAN 2.4GHZ AND ANT		
Apple Inc.		DRAWING NUMBER 051-8773
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 10.0.0
PAGE 62 OF 157		BRANCH
SHEET 32 OF 48		SIZE D


5GHZ FRONT-END CONTROL

VCRL1	VCTL2	PA_EN	LNA_EN	MODE
1	0	0	1	RX SUPERBYPASS MODE -- 26DB GAIN STEP
0	1	0	1	RX
1	0	1	0	TX


5GHZ LNA




5GHZ BPF



5GHZ T/R SWITCH



5GHZ PA




TEST POINTS

TEST AND PROBE POINTS

TP1 WLAN ENABLE	TP21 BT RESET N	TP15 BATT VCC
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP7 WLAN GPIO0	TP-P6 BT UART TXD	TP16 BATT VDD 4330
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP3 WLAN GPIO1	TP27 BT UART RXD	TP17 VDD IO 1V8
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP4 WLAN GPIO2	TP28 BT UART RTS N	TP18 NOSTUFF
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP5 WLAN GPIO3	TP29 BT UART CTS N	TP19 NOSTUFF
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP10 WLAN GPIO4	TP8 BT HOST WAKE	TP20 NOSTUFF
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF
TP6 CLK32K	TP9 BT WAKE	TP-P6 NOSTUFF
TP-P6 NOSTUFF	TP-P6 NOSTUFF	TP-1F0-TOP NOSTUFF

PAGE TITLE		
WLAN 5GHZ AND TEST POINTS		
Apple Inc.	DRAWING NUMBER	SIZE
	051-8773	D
	REVISION	
	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
	PAGE	
	63 OF 157	
	SHEET	
	33 OF 48	










PAGE TITLE		SYNC MASTER=MADHAVI		SYNC DATE=01/13/2011	
POWER: BATTERY CONNECTOR					
DRAWING NUMBER		051-8773		SIZE D	
REVISION		10.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:				PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				75 OF 157	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				SHEET	
II NOT TO REPRODUCE OR COPY IT				34 OF 48	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

POWER CONN / ALIAS

LDO RAILS PROGRAMMABLE ON/OFF

BUCK RAILS


CHARGER MAIN




PAGE TITLE		SYNC MASTER=MADHAVI		SYNC DATE=01/13/2011	
POWER ALIASES			DRAWING NUMBER	051-8773	SIZE
Apple Inc.			REVISION	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			80 OF 157		
II NOT TO REPRODUCE OR COPY IT			SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			35 OF 48		
IV ALL RIGHTS RESERVED					

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19780392	19780299	?	Y8138	RADAR:8788152
15281452	15281292	?	L8128	RADAR:8376462



ALTERNATE FOUNDRY



MOSFET	FDMC6676BZ
CHANNEL	P-TYPE
RDS(ON)	27 MOHM @-4.5V
IMAX	6.9 A
VGS MAX	+/- 25V



VCC MAIN BYPASS
TOTAL CAPS = ~400UF
(DISTRIBUTED AND NO DE-RATING)
(PLACE ONE 10UF CAP AT EACH VDD INPUT)



PAGE TITLE: POWER: AMELIA PMU

Apple Inc.


DRAWING NUMBER: 051-8773

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: 81 OF 157

SHEET: 36 OF 48



U8100 D1974AB TPBGA SYM 1 OF 4

Pin	Signal	Notes
27	FW_ZENER_PWR	(INTERNAL PULL-DOWN) L29
43	DP_AP_HPD	K18
28	HOME_EMI_L	K16
24	ONOFF_L	K17
24	SRL_L	J17
24	PORT_DOCK_ACC_DET_L	A1
27	PORT_DOCK_ACCID	M2
28	USB_BRICKID	N28
30	ADC_IN7	N27
30	ADC_IN7	M26
37	BOARD_TEMP1_P	N30
37	BOARD_TEMP2_P	M30
37	BOARD_TEMP3_P	M29
37	BOARD_TEMP4_P	L30
37	BOARD_TEMP5_P	A29
37	BOARD_TEMP6_P	A28
46	NC_BOARD_TEMP7	B26
46	NC_BOARD_TEMP8	D25
34	BATTERY_NTC	C30
34	PMU_TCAL	D26
39	PM_KEEPAPT	B28
39	PMU_SHDWN	(INTERNAL PULL-DOWN) A2
45	RST_PMU_IN	(INTERNAL PULL-DOWN) B30
45	RST_AP_L	B29
45	IRQ_PMU_L	(PULLUP INSIDE H4P) B27
42	I2C0_SCL_V18	C29
42	I2C0_SDA_V18	D30
42	DWI_AP_CLK	(INTERNAL PULL-DOWN) N29
42	DWI_AP_DO	(INTERNAL PULL-DOWN) M27
42	DWI_AP_DI	M28
42	WLED_LX_A	M21
42	WLED_LX_B	M23
42	VOUT_WLED_A	K22
42	VOUT_WLED_B	K23
42	LED_IO 1 A	N15
42	LED_IO 2 A	M15
42	LED_IO 3 A	N16
42	LED_IO 4 A	M16
42	LED_IO 5 A	N17
42	LED_IO 6 A	M17
42	LED_IO 1 B	N18
42	LED_IO 2 B	M18
42	LED_IO 3 B	N19
42	LED_IO 4 B	M19
42	LED_IO 5 B	N20
42	LED_IO 6 B	M20
42	WLED_LX_A	M21
42	WLED_LX_B	M23
42	VOUT_WLED_A	K22
42	VOUT_WLED_B	K23
42	LED_IO 1 A	N15
42	LED_IO 2 A	M15
42	LED_IO 3 A	N16
42	LED_IO 4 A	M16
42	LED_IO 5 A	N17
42	LED_IO 6 A	M17
42	LED_IO 1 B	N18
42	LED_IO 2 B	M18
42	LED_IO 3 B	N19
42	LED_IO 4 B	M19
42	LED_IO 5 B	N20
42	LED_IO 6 B	M20

Pin	Signal	Notes
1	IREF	M1
2	VREF	L1
3	VDD_REF	K24
4	VDD_REF_A	K4
5	VDD_RTC	M9
6	ADC_REF	K9
7	GPIO1	B22
8	GPIO2	B23
9	GPIO3	B24
10	GPIO4	D21
11	GPIO5	D20
12	GPIO6	D14
13	GPIO7	D19
14	GPIO8	E16
15	GPIO9	D17
16	GPIO10	D18
17	GPIO11	D15
18	GPIO12	K21
19	GPIO13	J20
20	GPIO14	K20
21	GPIO15	J19
22	GPIO16	K19
23	GPIO17	J18
24	GPIO18	B22
25	GPIO19	B23
26	GPIO20	B24
27	GPIO21	D21
28	GPIO22	D20
29	GPIO23	D14
30	GPIO24	D19
31	GPIO25	E16
32	GPIO26	D17
33	GPIO27	D18
34	GPIO28	D15
35	GPIO29	K21
36	GPIO30	J20
37	GPIO31	K20
38	GPIO32	J19
39	GPIO33	K19
40	GPIO34	J18

SYNC MASTER=MLB SYNC DATE=01/14/2011

POWER: AMELIA PMU


Apple Inc.

051-8773

10.0.0

82 OF 157


37 OF 48



SYNC MASTER=MADHAVI		SYNC DATE=01/13/2011	
POWER: AMELIA VSS			
	DRAWING NUMBER	051-8773	SIZE
	REVISION	10.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	83 OF 157
		SHEET	38 OF 48

DEBUG RESET ACCESS

PLACE OUTSIDE OF CAN



SYNC MASTER=ALEX		SYNC DATE=10/04/2010	
PAGE TITLE DEBUG AND MISC			
		DRAWING NUMBER 051-8773	SIZE D
		REVISION 10.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 157
		SHEET	39 OF 48

8

7

6

5

4




3

2

1

PLATED THROUGH HOLES

DRILL SIZE: 1.1MM X 0.4MM
PLATING SIZE: 1.4MM X 0.7MM



PROBE POINTS

- PP0
P4MM
SK
1 CODEC_LINE_OUT_REF 19 21
- PP1
P4MM
SK
1 CODEC_LINE_OUT_R 19 21
- PP2
P4MM
SK
1 AUD_SPKR_AMP2_PBUS 20
- PP3
P4MM
SK
1 AUD_SPKR_AMP1_PBUS 20
- PP4
P4MM
SK
1 CODEC_LINE_OUT_L 19 21
- PP5
P4MM
SK
1 DDR0_DQS_P<0> 8 13 44
- PP6
P4MM
SK
1 DDR0_DQ<0> 8 13 44
- PP7
P4MM
SK
1 DDR0_DQS_N<0> 8 13 44
- PP8
P4MM
SK
1 DDR0_DQS_N<1> 8 13 44
- PP9
P4MM
SK
1 DDR0_DQ<14> 8 13 44
- PP10
P4MM
SK
1 HSIC1_WLAN_DATA1 4 15 42
- PP11
P4MM
SK
1 HSIC1_WLAN_STB1 4 15 42
- PP12
P4MM
SK
1 Z1_BON_L<5> 17 18
- PP13
P4MM
SK
1 Z1_B_ADR<2> 17 18
- PP14
P4MM
SK
1 Z1_B_ADR<1> 17 18
- PP15
P4MM
SK
1 Z1_B_ADR<0> 17 18
- PP16
P4MM
SK
1 Z1_MISO 17 18
- PP17
P4MM
SK
1 Z1_BON_L<4> 17 18
- PP18
P4MM
SK
1 PP1V7_VA_VCP 35 36 45
- PP19
P4MM
SK
1 CONN_AUD_HEADSET_CHS_RET2 23 24
- PP20
P4MM
SK
1 CONN_AUD_HEADSET_CHS_MIC2 23 24
- PP21
P4MM
SK
1 CONN_AUD_HEADSET_DET 23 24
- PP22
P4MM
SK
1 AUD_HP1_DET_H 23
- PP23
P4MM
SK
1 AUD_HS_MIC2_RET 22 23
- PP24
P4MM
SK
1 AUD_HS_MIC1_HI 22 23
- PP25
P4MM
SK
1 AUD_HS_MIC1_RET 22 23
- PP26
P4MM
SK
1 AUD_HS_MIC2_HI 22 23

SYNC MASTER=ALEX		SYNC DATE=10/04/2010	
FCT/ICT TEST/BRACKETS			
		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	93 OF 157
		SHEET	40 OF 48

MLB CONSTRAINTS

BOARD LAYERS		BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP	ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, BGA06-06		MM	16.2

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

SINGLE-ENDED PHYSICAL RULES 45 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	ISL1, ISL12	Y	0.110 MM	0.060 MM	3.0 MM		
45_OHM_SE	ISL5, ISL8	Y	0.077 MM	0.060 MM	3.0 MM		
45_OHM_SE	ISL3	Y	0.055 MM	0.050 MM	3.0 MM		
45_OHM_SE	*	N	0.055 MM	0.050 MM	3.0 MM		

50 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	ISL1, ISL12	Y	0.088 MM	0.050 MM	3.0 MM		
50_OHM_SE	ISL3	Y	0.050 MM	0.050 MM	3.0 MM		
50_OHM_SE	ISL5, ISL8	Y	0.062 MM	0.050 MM	3.0 MM		
50_OHM_SE	*	N	0.050 MM	0.050 MM	3.0 MM		

DIFFERENTIAL PAIR PHYSICAL RULES

90 OHMS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.085 MM	0.085 MM		0.110 MM	0.110 MM
90_OHM_DIFF	ISL3	Y	0.051 MM	0.051 MM	=STANDARD	0.120 MM	0.120 MM
90_OHM_DIFF	ISL5, ISL8	Y	0.072 MM	0.075 MM	=STANDARD	0.120 MM	0.120 MM

MISC PHYSICAL RULES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.08 MM	0.08 MM
SPEAKER	*	Y	0.3 MM	0.19MM	10 MM	0.08 MM	0.08 MM
LED	*	Y	0.2 MM	0.10MM	10 MM	0.08 MM	0.08 MM

BGA AREA PHYSICAL RULES

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	BGA_PHY

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_PHY	*	Y	0.060 MM	0.060 MM	=STANDARD	0.076 MM	0.075 MM

SPACING CONSTRAINTS

DEFAULT/BGA SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.100 MM	?
STANDARD	*	=DEFAULT	?
BGA_SPA	*	=DEFAULT	?

REGULAR SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.057 MM	?
0P08_SPACING	*	0.080 MM	?
1.5:1_SPACING	*	0.086 MM	?
2:1_SPACING	*	0.114 MM	?
2.5:1_SPACING	*	0.143 MM	?
3:1_SPACING	*	0.171 MM	?
4:1_SPACING	*	0.228 MM	?
5:1_SPACING	*	0.285 MM	?
0P5MM_SPACING	*	0.5 MM	?
0P64MM_SPACING	*	0.64 MM	?

*NOTE: ASSUMING 0.060MM DIELECTRIC THICKNESS

POWER/GND SPACING RULES

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR_P1SPACING	*	0.1 MM	900
GND_P1SPACING	*	0.1 MM	950
SWITCHNODE	*	0.5 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

POWER

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PWR	*	Y	0.6MM	0.25 MM	10.0 MM		
GND_PH	*	Y	0.6MM	0.075 MM	10.0 MM		

MISC

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_SPA
CLK	*	BGA	BGA_SPA
PWR	*	*	PWR_P1SPACING
GND	*	*	GND_P1SPACING
SWITCHNODE	*	*	SWITCHNODE
ANLG	*	*	3:1_SPACING
LED	*	*	3:1_SPACING

NOTES:

- 0.075 MM ~ 3 MIL
- 0.089 MM ~ 3.5 MIL
- 0.102 MM ~ 4 MIL
- 0.114 MM ~ 4.5 MIL
- 0.125 MM ~ 5 MIL
- 0.140 MM ~ 5.5 MIL
- 0.15 MM ~ 6 MIL
- 0.18 MM ~ 7 MIL
- 0.2 MM ~ 8 MIL
- 0.25 MM ~ 10 MIL
- 0.3 MM ~ 12 MIL
- 0.33 MM ~ 13 MIL
- 0.4 MM ~ 16 MIL
- 1.0 MM = 39.37 MIL

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
PAGE TITLE			
CONSTRAINTS: MLB RULES			
DRAWING NUMBER		SIZE	
051-8773		D	
REVISION		BRANCH	
10.0.0			
PAGE		SHEET	
150 OF 157		41 OF 48	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
H100	CLK_50S	CLK	CLK 32K PMU 18 37
H101	CLK_50S	CLK	CLK 32K WLAN 19 37
H102	CLK_50S	CLK	CLK 32K GPS 19 37
H103	CLK_50S	CLK	CLK CAM_FF 7 25
H104	CLK_50S	CLK	CLK CAM_FF_FILT 25
H105	SE_50S	0P2MM_SPACING	CLK CAM_FF_CONN 24 25
H106	CLK_50S	CLK	CLK CAM_RF 7 25
H107	CLK_50S	CLK	CLK CAM_RF_FILT 25
H108	CLK_50S	CLK	CLK CAM_RF_CONN 24 25
H109	CLK_50S	CLK	I2S0 ASP MCK 5
H110	CLK_50S	CLK	I2S0 ASP MCK R 5 19
H111	CLK_50S	CLK	CLK CAM_FF_R 7
H112	CLK_50S	CLK	CLK CAM_FF_C 25
H113	CLK_50S	CLK	CLK CAM_FF_C 25

UART

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
UART_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
UART	*	*	3:1_SPACING
UART	UART	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
H200	UART_50S	UART	UART0 AP_RXD 5 15
H201	UART_50S	UART	UART0 AP_TXD 5 15
H202	UART_50S	UART	UART0 MUX_RXD 11 15
H203	UART_50S	UART	UART0 MUX_TXD 11 15
H204	UART_50S	UART	UART1 BB_CTS_L 5 30
H205	UART_50S	UART	UART1 BB_RTS_L 5 30
H206	UART_50S	UART	UART1 BB_TXD 5 30
H207	UART_50S	UART	UART1 BB_RXD 5 30
H208	UART_50S	UART	UART3 BT_CTS_L 5 15
H209	UART_50S	UART	UART3 BT_RTS_L 5 15
H210	UART_50S	UART	UART3 BT_RXD 5 15
H211	UART_50S	UART	UART3 BT_TXD 5 15
H212	UART_50S	UART	UART6 WLAN_RXD 5 15
H213	UART_50S	UART	UART6 WLAN_TXD 5 15

SPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPI_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
H300	SPT_50S	SPT	SPI1 GRAPE MISO 5 17
H301	SPT_50S	SPT	SPI1 GRAPE MOSI 5 17
H302	SPT_50S	SPT	SPI1 GRAPE SCLK 5 17
H303	SPT_50S	SPT	SPI1 GRAPE CS_L 5 17
H304	SPT_50S	SPT	SPI2 IPC MISO 5 30
H305	SPT_50S	SPT	SPI2 IPC MOSI 5 30
H306	SPT_50S	SPT	SPI2 IPC SCLK 5 30
H307	SPT_50S	SPT	SPI2 IPC SRDY 5 30

DWI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DWI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
H400		DWI	DWI AP_CLK 5 37
H401		DWI	DWI AP_DI 5 37
H402		DWI	DWI AP_DO 5 37

JTAG

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
JTAG	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
H500		JTAG	JTAG AP_TCK 4 27
H501		JTAG	JTAG AP_TMS 4 27
H502		JTAG	JTAG AP_TDI 4 10
H503		JTAG	JTAG AP_TDO 4 10
H504		RST	JTAG AP_TRST_L 4 10 45

I2C

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2C_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2C	*	*	1.5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
H600	I2C_50S	I2C	I2C1_SDA_1V8 5 10 25
H601	I2C_50S	I2C	I2C1_SCL_1V8 5 10 25
H602	I2C_50S	I2C	I2C0_SDA_1V8 5 10 19 22 37
H603	I2C_50S	I2C	I2C0_SCL_1V8 5 10 19 22 37
H604	I2C_50S	I2C	I2C2_SDA_3V0 5 25
H605	I2C_50S	I2C	I2C2_SCL_3V0 5 25
H606	I2C_50S	I2C	ISP_AP_0_SCL 7 25
H607	I2C_50S	I2C	ISP_AP_0_SDA 7 25
H608	I2C_50S	I2C	ISP_AP_1_SCL 7 25
H609	I2C_50S	I2C	ISP_AP_1_SDA 7 25
H610	I2C_50S	I2C	I2C2_SCL_3V0_ALS 10 24 25
H611	I2C_50S	I2C	I2C2_SDA_3V0_ALS 10 24 25
H612	I2C_50S	I2C	I2C1_SCL_1V8_CONN 24 25
H613	I2C_50S	I2C	I2C1_SDA_1V8_CONN 24 25
H614	I2C_50S	I2C	ISP_CAM_1_SCL 24 25
H615	I2C_50S	I2C	ISP_CAM_1_SDA 24 25
H616	I2C_50S	I2C	ISP_CAM_0_SCL 24 25
H617	I2C_50S	I2C	ISP_CAM_0_SDA 24 25

XTAL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRYSTAL	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
H700		CRYSTAL	XTAL_24M_I 4
H701		CRYSTAL	XTAL_24M_O 4
H702		CRYSTAL	24M_O 4
H703		CRYSTAL	PMU_XTAL 36
H704		CRYSTAL	PMU_EXTAL 36

I2S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2S_90S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2S	*	*	3:1_SPACING
I2S	I2S	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
H800	I2S_50S	I2S	I2S0 ASP_BCLK 5 19
H801	I2S_50S	I2S	I2S0 ASP_LRCK 5 19
H802	I2S_50S	I2S	I2S0 ASP_DIN 5 19
H803	I2S_50S	I2S	I2S0 ASP_DOUT 5 19
H804	I2S_50S	I2S	I2S L63 ASP_SDOUT 19
H805	I2S_50S	I2S	I2S2 VSP_BCLK 5 15 19
H806	I2S_50S	I2S	I2S2 VSP_LRCK 5 15 19
H807	I2S_50S	I2S	I2S2 VSP_DIN 5 15 19
H808	I2S_50S	I2S	I2S2 VSP_DOUT 5 15 19
H809	I2S_50S	I2S	I2S L63 VSP_SDOUT 19
H810	I2S_50S	I2S	I2S3 XSP_BCLK 5 19
H811	I2S_50S	I2S	I2S3 XSP_LRCK 5 19
H812	I2S_50S	I2S	I2S3 XSP_DIN 5 19
H813	I2S_50S	I2S	I2S3 XSP_DOUT 5 19
H814	I2S_50S	I2S	I2S L63 XSP_SDOUT 19

USB

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
H900	USB_90D	USB	USB_DK_D0_P 4 27
H901	USB_90D	USB	USB_DK_D0_N 4 27
H902	USB_90D	USB	USB_DK_CON_D0_P 4 27
H903	USB_90D	USB	USB_DK_CON_D0_N 4 27
H904	USB_90D	USB	USB_BB_D_P 11 30
H905	USB_90D	USB	USB_BB_D_N 11 30
H906	USB_90D	USB	USB11_MUX_D0_P 4 11
H907	USB_90D	USB	USB11_MUX_D0_N 4 11
H908	USB_90D	USB	USB11_ACC_TX_N 11 27
H909	USB_90D	USB	USB11_ACC_RX_P 11 27
H910	USB_90D	USB	ACC_PT_DK_CON_TX 27 29
H911	USB_90D	USB	ACC_PT_DK_CON_RX 27 29
H912	USB_90D	USB	EXTRA_USB_D1_N
H913	USB_90D	USB	EXTRA_USB_D1_P
H914	USB_90D	USB	NC_USB11_D1_N 4 46
H915	USB_90D	USB	NC_USB11_D1_P 4 46
H916	USB_90D	USB	NC_USB_D1_N 4 46
H917	USB_90D	USB	NC_USB_D1_P 4 46
H918	USB_90D	USB	TP_WLAN_USB_DN
H919	USB_90D	USB	TP_WLAN_USB_DP
H920	USB_90D	USB	USB_GPIO_DM
H921	USB_90D	USB	USB_GPIO_DM_CONN
H922	USB_90D	USB	USB_GPIO_DP
H923	USB_90D	USB	USB_GPIO_DP_CONN
H924	USB_90D	USB	USB_PT_DK_CON_D_N 27 29
H925	USB_90D	USB	USB_PT_DK_CON_D_P 27 29
H926	USB_90D	USB	USB_UART_DM
H927	USB_90D	USB	USB_UART_DM_CONN
H928	USB_90D	USB	USB_UART_DP
H929	USB_90D	USB	USB_UART_DP_CONN
H930	USB_90D	USB	EXTRA_USB11_D1_N
H931	USB_90D	USB	EXTRA_USB11_D1_P

HSIC

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HSIC	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HSIC	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
H1000	HSIC	HSIC_BR	HSIC0_BB_DATA1 4 30
H1001	HSIC	HSIC_BR	HSIC0_BB_STB1 4 30
H1002	HSIC	HSIC_WLAN	HSIC1_WLAN_DATA1 4 15 40
H1003	HSIC	HSIC_WLAN	HSIC1_WLAN_STB1 4 15 40
H1004	HSIC	HSIC	HSIC_BB_RDY 5 30
H1005	HSIC	HSIC	HSIC_HOST_RDY 5 30
H1006	HSIC	HSIC	HSIC_HOST_READY_WL 5
H1007	HSIC	HSIC	HSIC_HOST_READY_WLAN 5 15
H1008	HSIC	HSIC	HSIC_WLAN_RDY 5 15
H1009	HSIC	HSIC	NC_HSIC0_DATA2 4 46
H1010	HSIC	HSIC	NC_HSIC0_STB2 4 46
H1011	HSIC	HSIC	NC_HSIC1_DATA2 4 46
H1012	HSIC	HSIC	NC_HSIC1_STB2 4 46

SYNC MASTER=MIKE SYNC DATE=01/21/2011

PAGE TITLE
CONSTRAINTS: LOW SPEED BUS

Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH: 151 OF 157

SHEET: 42 OF 48

ANALOG VIDEO CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
VID_50S	*	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ANALOG_VIDEO	*	*	5:1_SPACING
ANALOG_VIDEO	ANALOG_VIDEO	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E230	VID_50S	ANALOG_VIDEO	DAC_AP_OUT1 7 11
E231	VID_50S	ANALOG_VIDEO	DAC_AP_OUT2 7 11
E232	VID_50S	ANALOG_VIDEO	DAC_AP_OUT3 7 11
E233	VID_50S	ANALOG_VIDEO	BUF_C_Y 11
E234	VID_50S	ANALOG_VIDEO	BUF_CVBS_PB 11
E235	VID_50S	ANALOG_VIDEO	BUF_Y_PR 11
E236	VID_50S	ANALOG_VIDEO	VIDEO_EMI_CVBS_PB 10 11 27
E237	VID_50S	ANALOG_VIDEO	VIDEO_EMI_C_Y 10 11 27
E238	VID_50S	ANALOG_VIDEO	VIDEO_EMI_Y_PR 10 11 27
E239	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_CVBS_PB 27 28
E240	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_C_Y 27 28
E241	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_Y_PR 27 28
E242	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_CVBS_PB_R 28 29
E243	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_C_Y_R 28 29
E244	VID_50S	ANALOG_VIDEO	VIDEO_PT_DK_CON_Y_PR_R 28 29

MIPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MIPI_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E335	MIPI_90D	MIPI0C	MIPI0C_AP_CLK_P 7 25
E336	MIPI_90D	MIPI0C	MIPI0C_AP_CLK_N 7 25
E337	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_P 24 25
E338	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_N 24 25
E339	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_P<0> 7 25
E340	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_N<0> 7 25
E341	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_N<1> 7 25
E342	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_N<2> 7 46
E343	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_N<3> 7 46
E344	MIPI_90D	MIPI0C	MIPI0C_AP_DATA_P<1> 7 25
E345	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_P<2> 7 46
E346	MIPI_90D	MIPI0C	NC_MIPI0C_AP_DATA_P<3> 7 46
E347	CAM_100DV3	CAM	MIPI0C_CAM_DATA_N<0> 24 25
E348	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_N<1> 24 25
E349	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_N<2> 24 25
E350	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_N<3> 24 25
E351	CAM_100DV3	CAM	MIPI0C_CAM_DATA_P<0> 24 25
E352	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_P<1> 24 25
E353	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_P<2> 24 25
E354	MIPI_90D	MIPI0C	MIPI0C_CAM_DATA_P<3> 24 25
E355	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_DEBUG_N
E356	MIPI_90D	MIPI0C	MIPI0C_CAM_CLK_DEBUG_P
E357	MIPI_90D	MIPI0C	MIPI0C_CAM_D0_DEBUG_N
E358	MIPI_90D	MIPI0C	MIPI0C_CAM_D0_DEBUG_P
E359	MIPI_90D	MIPI0C	MIPI0C_CAM_D1_DEBUG_N
E360	MIPI_90D	MIPI0C	MIPI0C_CAM_D1_DEBUG_P
E361	MIPI_90D	MIPI0C	MIPI0C_CAM_D2_DEBUG_N
E362	MIPI_90D	MIPI0C	MIPI0C_CAM_D2_DEBUG_P
E363	MIPI_90D	MIPI0C	MIPI0C_CAM_D3_DEBUG_N
E364	MIPI_90D	MIPI0C	MIPI0C_CAM_D3_DEBUG_P
E365	MIPI_90D	MIPI1C	MIPI1C_AP_DATA_P<0> 7 25
E366	MIPI_90D	MIPI1C	MIPI1C_AP_DATA_N<0> 7 25
E367	MIPI_90D	MIPI1C	NC_MIPI1C_AP_DATA_P<1> 7 46
E368	MIPI_90D	MIPI1C	NC_MIPI1C_AP_DATA_N<1> 7 46
E369	MIPI_90D	MIPI1C	MIPI1C_AP_CLK_P 7 25
E370	MIPI_90D	MIPI1C	MIPI1C_AP_CLK_N 7 25
E371	CAM_100DVGA	CAM	MIPI1C_CAM_DATA_P<0> 24 25
E372	CAM_100DVGA	CAM	MIPI1C_CAM_DATA_N<0> 24 25
E373	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_P 24 25
E374	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_N 24 25
E375	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_DEBUG_N
E376	MIPI_90D	MIPI1C	MIPI1C_CAM_CLK_DEBUG_P
E377	MIPI_90D	MIPI1C	MIPI1C_CAM_D0_DEBUG_N
E378	MIPI_90D	MIPI1C	MIPI1C_CAM_D0_DEBUG_P

DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_90D	*	90_OHM_DIFF	DP_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E430	DP_90D	DP	DP_AP_AUX_N 7 28
E431	DP_90D	DP	DP_AP_AUX_P 7 28
E432	DP_50S	DP	DP_AP_HPD 7 27
E433	DP_90D	DP	DP_AP_TX_N<0> 7 28
E434	DP_90D	DP	DP_AP_TX_N<1> 7 28
E435	DP_90D	DP	DP_AP_TX_P<0> 7 28
E436	DP_90D	DP	DP_AP_TX_P<1> 7 28
E437	DP_90D	DP	DP_EMI_AUX_N 27 28 43
E438	DP_90D	DP	DP_EMI_AUX_P 27 28 43
E439	DP_90D	DP	DP_EMI_TX_N<0> 27 28
E440	DP_90D	DP	DP_EMI_TX_N<1> 27 28
E441	DP_90D	DP	DP_EMI_TX_P<0> 27 28
E442	DP_90D	DP	DP_EMI_TX_P<1> 27 28
E443	DP_90D	DP	DP_PT_DK_CON_AUX_N 27 29 43
E444	DP_90D	DP	DP_PT_DK_CON_AUX_P 27 29 43
E445	DP_90D	DP	DP_PT_DK_CON_TX_N<0> 27 29
E446	DP_90D	DP	DP_PT_DK_CON_TX_N<1> 27 29
E447	DP_90D	DP	DP_PT_DK_CON_TX_P<0> 27 29
E448	DP_90D	DP	DP_PT_DK_CON_TX_P<1> 27 29
E449	DP_90D	DP	DP_AP_TX_N<2> 7 28
E450	DP_90D	DP	DP_AP_TX_N<3> 7 28
E451	DP_90D	DP	DP_AP_TX_P<2> 7 28
E452	DP_90D	DP	DP_AP_TX_P<3> 7 28
E453	DP_90D	DP	DP_EMI_AUX_N 27 28 43
E454	DP_90D	DP	DP_EMI_AUX_P 27 28 43
E455	DP_90D	DP	DP_EMI_TX_N<2> 27 28
E456	DP_90D	DP	DP_EMI_TX_N<3> 27 28
E457	DP_90D	DP	DP_EMI_TX_P<2> 27 28
E458	DP_90D	DP	DP_EMI_TX_P<3> 27 28
E459	DP_90D	DP	DP_PT_DK_CON_AUX_N 27 29 43
E460	DP_90D	DP	DP_PT_DK_CON_AUX_P 27 29 43
E461	DP_90D	DP	DP_PT_DK_CON_TX_N<2> 28
E462	DP_90D	DP	DP_PT_DK_CON_TX_N<3> 28
E463	DP_90D	DP	DP_PT_DK_CON_TX_P<2> 28
E464	DP_90D	DP	DP_PT_DK_CON_TX_P<3> 28

BACKLIGHT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LED	*	LED

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LED	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E465	LED	LEDA	LED_I01_A_R 16 37
E466	LED	LEDB	LED_I01_B_R 16 37
E467	LED	LEDA	LED_I02_A_R 16 37
E468	LED	LEDB	LED_I02_B_R 16 37
E469	LED	LEDA	LED_I03_A_R 16 37
E470	LED	LEDB	LED_I03_B_R 16 37
E471	LED	LEDA	LED_I04_A_R 16 37
E472	LED	LEDB	LED_I04_B_R 16 37
E473	LED	LEDA	LED_I05_A_R 16 37
E474	LED	LEDB	LED_I05_B_R 16 37
E475	LED	LEDA	LED_I06_A_R 16 37
E476	LED	LEDB	LED_I06_B_R 16 37
E477	LED	LEDA	LED_IO_1_A 16 37
E478	LED	LEDB	LED_IO_1_B 16 37
E479	LED	LEDA	LED_IO_2_A 16 37
E480	LED	LEDB	LED_IO_2_B 16 37
E481	LED	LEDA	LED_IO_3_A 16 37
E482	LED	LEDB	LED_IO_3_B 16 37
E483	LED	LEDA	LED_IO_4_A 16 37
E484	LED	LEDB	LED_IO_4_B 16 37
E485	LED	LEDA	LED_IO_5_A 16 37
E486	LED	LEDB	LED_IO_5_B 16 37
E487	LED	LEDA	LED_IO_6_A 16 37
E488	LED	LEDB	LED_IO_6_B 16 37

EMBEDDED DISPLAYPORT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
EDP_90D	*	90_OHM_DIFF	EDP_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
EDP	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E530	EDP_90D	EDP	EDP_AP_AUX_N 7 16
E531	EDP_90D	EDP	EDP_AP_AUX_P 7 16
E532	EDP_50S	EDP	EDP_AP_HPD 7 16
E533	EDP_90D	EDP	EDP_AP_TX_N<0> 7 16
E534	EDP_90D	EDP	EDP_AP_TX_N<1> 7 16
E535	EDP_90D	EDP	EDP_AP_TX_N<2> 7 16
E536	EDP_90D	EDP	EDP_AP_TX_N<3> 7 16
E537	EDP_90D	EDP	EDP_AP_TX_P<0> 7 16
E538	EDP_90D	EDP	EDP_AP_TX_P<1> 7 16
E539	EDP_90D	EDP	EDP_AP_TX_P<2> 7 16
E540	EDP_90D	EDP	EDP_AP_TX_P<3> 7 16
E541	EDP_90D	EDP	EDP_AUX_CONN_N 16
E542	EDP_90D	EDP	EDP_AUX_CONN_P 16
E543	EDP_90D	EDP	EDP_DATA_CONN_N<0> 16
E544	EDP_90D	EDP	EDP_DATA_CONN_N<1> 16
E545	EDP_90D	EDP	EDP_DATA_CONN_N<2> 16
E546	EDP_90D	EDP	EDP_DATA_CONN_N<3> 16
E547	EDP_90D	EDP	EDP_DATA_CONN_P<0> 16
E548	EDP_90D	EDP	EDP_DATA_CONN_P<1> 16
E549	EDP_90D	EDP	EDP_DATA_CONN_P<2> 16
E550	EDP_90D	EDP	EDP_DATA_CONN_P<3> 16
E551	EDP_90D	EDP	EDP_EMI_AUX_N 16
E552	EDP_90D	EDP	EDP_EMI_AUX_P 16
E553	EDP_90D	EDP	EDP_EMI_TX_N<0> 16
E554	EDP_90D	EDP	EDP_EMI_TX_N<1> 16
E555	EDP_90D	EDP	EDP_EMI_TX_N<2> 16
E556	EDP_90D	EDP	EDP_EMI_TX_N<3> 16
E557	EDP_90D	EDP	EDP_EMI_TX_P<0> 16
E558	EDP_90D	EDP	EDP_EMI_TX_P<1> 16
E559	EDP_90D	EDP	EDP_EMI_TX_P<2> 16
E560	EDP_90D	EDP	EDP_EMI_TX_P<3> 16

AUDIO/SPEAKER

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIO	*	1:1_DIFFPAIR
SPEAKER	*	SPEAKER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
AUDIO	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
E561	AUDIO	AUDIO	LEFT_CH_OUT_P 19 20
E562	AUDIO	AUDIO	LEFT_CH_OUT_REF 19 20
E563	AUDIO	AUDIO	LEFT_CH_P 19 20
E564	AUDIO	AUDIO	MAX983X4_L_IN_N 20
E565	AUDIO	AUDIO	MAX983X4_L_IN_P 20
E566	AUDIO	AUDIO	SPKRAMP_L_OUT_N 20
E567	AUDIO	AUDIO	SPKRAMP_L_OUT_P 20
E568	AUDIO	AUDIO	RIGHT_CH_OUT_REF 19 20
E569	AUDIO	AUDIO	RIGHT_CH_OUT_P 19 20
E570	AUDIO	AUDIO	RIGHT_CH_P 20
E571	AUDIO	AUDIO	MAX983X4_R_IN_P 20
E572	AUDIO	AUDIO	MAX983X4_R_IN_N 20
E573	AUDIO	AUDIO	SPKRAMP_R_OUT_N 20
E574	AUDIO	AUDIO	SPKRAMP_R_OUT_P 20
E575	AUDIO	AUDIO	EXT_MIC_P 19 22
E576	AUDIO	AUDIO	EXT_MIC_REF 19 22
E577	AUDIO	AUDIO	HSMIC_C_P 19 22
E578	AUDIO	AUDIO	HSMIC_C_N 19 22
E579	AUDIO	AUDIO	HSMIC_R_P 22
E580	AUDIO	AUDIO	HSMIC_R_N 22
E581	AUDIO	AUDIO	AUD_HP1_MLBCON_R 21 23
E582	AUDIO	AUDIO	AUD_HP1_MLBCON_L 21 23
E583	AUDIO	AUDIO	CONN_AUD_HEADSET_RIGHT 23 24
E584	AUDIO	AUDIO	CONN_AUD_HEADSET_LEFT 23 24
E585	AUDIO	AUDIO	HP_R 19 21
E586	AUDIO	AUDIO	HP_L 19 21

SYNC MASTER=MIKE SYNC DATE=01/21/2011

CONSTRAINTS: DISPLAY/AUDIO

Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 152 OF 157 SHEET: 43 OF 48

DDR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR	*	*	3:1_SPACING

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_90D	*	90_OHM_DIFF

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
R220	DDR_50S	DDR	DDR0_CA<9..0> 4 13
R221	DDR_50S	DDR	DDR0_DM<3..0> 4 13
R222	DDR_90D	DDR	DDR0_CK_P 4 13
R223	DDR_90D	DDR	DDR0_CK_N 4 13
R224	DDR_50S	DDR	DDR0_CKE<1..0> 4 13
R225	DDR_50S	DDR	DDR0_CSN<2..0> 4 13
R226	DDR_50S	DDR	DDR0_ZQ 13
R227	DDR_50S	DDR0	DDR0_DQ<7..0> 4 13 40
R228	DDR_50S	DDR0	DDR0_DQS_P<0> 4 13 40
R229	DDR_50S	DDR0	DDR0_DQS_N<0> 4 13 40
R230	DDR_50S	DDR1	DDR0_DQ<15..8> 4 13 40
R231	DDR_50S	DDR1	DDR0_DQS_P<1> 4 13
R232	DDR_50S	DDR1	DDR0_DQS_N<1> 4 13 40
R233	DDR_50S	DDR2	DDR0_DQ<23..16> 4 13
R234	DDR_50S	DDR2	DDR0_DQS_P<2> 4 13
R235	DDR_50S	DDR2	DDR0_DQS_N<2> 4 13
R236	DDR_50S	DDR3	DDR0_DQ<31..24> 4 13
R237	DDR_50S	DDR3	DDR0_DQS_P<3> 4 13
R238	DDR_50S	DDR3	DDR0_DQS_N<3> 4 13
R239	DDR_50S	DDR	DDR1_CA<9..0> 4 13
R240	DDR_50S	DDR	DDR1_DM<3..0> 4 13
R241	DDR_90D	DDR	DDR1_CK_P 4 13
R242	DDR_90D	DDR	DDR1_CK_N 4 13
R243	DDR_50S	DDR	DDR1_CKE<1..0> 4 13
R244	DDR_50S	DDR	DDR1_CSN<2..0> 4 13
R245	DDR_50S	DDR	DDR1_ZQ 13
R246	DDR_50S	DDR0	DDR1_DQ<7..0> 4 13
R247	DDR_50S	DDR0	DDR1_DQS_P<0> 4 13
R248	DDR_50S	DDR0	DDR1_DQS_N<0> 4 13
R249	DDR_50S	DDR1	DDR1_DQ<15..8> 4 13
R250	DDR_50S	DDR1	DDR1_DQS_P<1> 4 13
R251	DDR_50S	DDR1	DDR1_DQS_N<1> 4 13
R252	DDR_50S	DDR2	DDR1_DQ<23..16> 4 13
R253	DDR_50S	DDR2	DDR1_DQS_P<2> 4 13
R254	DDR_50S	DDR2	DDR1_DQS_N<2> 4 13
R255	DDR_50S	DDR3	DDR1_DQ<31..24> 4 13
R256	DDR_50S	DDR3	DDR1_DQS_P<3> 4 13
R257	DDR_50S	DDR3	DDR1_DQS_N<3> 4 13
R258	DDR_50S	DDR	DDR2_CA<9..0> 4 14
R259	DDR_50S	DDR	DDR2_DM<3..0> 4 14
R260	DDR_90D	DDR	DDR2_CK_P 4 14
R261	DDR_90D	DDR	DDR2_CK_N 4 14
R262	DDR_50S	DDR	DDR2_CKE<1..0> 4 14
R263	DDR_50S	DDR	DDR2_CSN<2..0> 4 14
R264	DDR_50S	DDR	DDR2_ZQ 14
R265	DDR_50S	DDR0	DDR2_DQ<7..0> 4 14
R266	DDR_50S	DDR0	DDR2_DQS_P<0> 4 14
R267	DDR_50S	DDR0	DDR2_DQS_N<0> 4 14
R268	DDR_50S	DDR1	DDR2_DQ<15..8> 4 14
R269	DDR_50S	DDR1	DDR2_DQS_P<1> 4 14
R270	DDR_50S	DDR1	DDR2_DQS_N<1> 4 14
R271	DDR_50S	DDR2	DDR2_DQ<23..16> 4 14
R272	DDR_50S	DDR2	DDR2_DQS_P<2> 4 14
R273	DDR_50S	DDR2	DDR2_DQS_N<2> 4 14
R274	DDR_50S	DDR3	DDR2_DQ<31..24> 4 14
R275	DDR_50S	DDR3	DDR2_DQS_P<3> 4 14
R276	DDR_50S	DDR3	DDR2_DQS_N<3> 4 14
R277	DDR_50S	DDR	DDR3_CA<9..0> 4 14
R278	DDR_50S	DDR	DDR3_DM<3..0> 4 14
R279	DDR_90D	DDR	DDR3_CK_P 4 14
R280	DDR_90D	DDR	DDR3_CK_N 4 14
R281	DDR_50S	DDR	DDR3_CKE<1..0> 4 14
R282	DDR_50S	DDR	DDR3_CSN<2..0> 4 14
R283	DDR_50S	DDR	DDR3_ZQ 14
R284	DDR_50S	DDR0	DDR3_DQ<7..0> 4 14
R285	DDR_50S	DDR0	DDR3_DQS_P<0> 4 14
R286	DDR_50S	DDR0	DDR3_DQS_N<0> 4 14
R287	DDR_50S	DDR1	DDR3_DQ<15..8> 4 14
R288	DDR_50S	DDR1	DDR3_DQS_P<1> 4 14
R289	DDR_50S	DDR1	DDR3_DQS_N<1> 4 14
R290	DDR_50S	DDR2	DDR3_DQ<23..16> 4 14
R291	DDR_50S	DDR2	DDR3_DQS_P<2> 4 14
R292	DDR_50S	DDR2	DDR3_DQS_N<2> 4 14
R293	DDR_50S	DDR3	DDR3_DQ<31..24> 4 14
R294	DDR_50S	DDR3	DDR3_DQS_P<3> 4 14
R295	DDR_50S	DDR3	DDR3_DQS_N<3> 4 14

NAND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
NAND_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
NAND	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
R400	NAND_50S	NAND0	FMI0_AD<0> 4 12
R401	NAND_50S	NAND0	FMI0_AD<1> 4 12
R402	NAND_50S	NAND0	FMI0_AD<2> 4 12
R403	NAND_50S	NAND0	FMI0_AD<3> 4 12
R404	NAND_50S	NAND0	FMI0_AD<4> 4 12
R405	NAND_50S	NAND0	FMI0_AD<5> 4 12
R406	NAND_50S	NAND0	FMI0_AD<6> 4 12
R407	NAND_50S	NAND0	FMI0_AD<7> 4 12
R408	NAND_50S	NAND0	FMI0_ALE 4 12
R409	NAND_50S	NAND0	FMI0_CE0_L 4 12
R410	NAND_50S	NAND0	FMI0_CE1_L 4 12
R411	NAND_50S	NAND0	FMI0_CE2_L 4 12
R412	NAND_50S	NAND0	FMI0_CE3_L 4 12
R413	NAND_50S	NAND0	FMI0_CE4_L 4 12
R414	NAND_50S	NAND0	FMI0_CE5_L 4 12
R415	NAND_50S	NAND0	FMI0_CE6_L 4 12
R416	NAND_50S	NAND0	FMI0_CE7_L 4 12
R417	NAND_50S	NAND0	FMI0_CLE 4 12
R418	NAND_50S	NAND0	FMI0_DOS_N 4 12
R419	NAND_50S	NAND0	FMI0_DOS_P 4 12
R420	NAND_50S	NAND0	FMI0_RB0_L 4 12
R421	NAND_50S	NAND0	FMI0_RB1_L 4 12
R422	NAND_50S	NAND0	FMI0_RE_N 4 12
R423	NAND_50S	NAND0	FMI0_RE_P 4 12
R424	NAND_50S	NAND0	FMI0_WE_L 4 12
R425	NAND_50S	NAND0	FMI0_WP_L 4 12
R426	NAND_50S	NAND1	FMI1_AD<0> 4 12
R427	NAND_50S	NAND1	FMI1_AD<1> 4 12
R428	NAND_50S	NAND1	FMI1_AD<2> 4 12
R429	NAND_50S	NAND1	FMI1_AD<3> 4 12
R430	NAND_50S	NAND1	FMI1_AD<4> 4 12
R431	NAND_50S	NAND1	FMI1_AD<5> 4 12
R432	NAND_50S	NAND1	FMI1_AD<6> 4 12
R433	NAND_50S	NAND1	FMI1_AD<7> 4 12
R434	NAND_50S	NAND1	FMI1_ALE 4 12 44
R435	NAND_50S	NAND1	FMI1_CE0_L 4 12
R436	NAND_50S	NAND1	FMI1_CE1_L 4 12
R437	NAND_50S	NAND1	FMI1_CE2_L 4 12
R438	NAND_50S	NAND1	FMI1_CE3_L 4 12
R439	NAND_50S	NAND1	FMI1_CE4_L 4 12
R440	NAND_50S	NAND1	FMI1_CE5_L 4 12
R441	NAND_50S	NAND1	FMI1_CE6_L 4 12
R442	NAND_50S	NAND1	FMI1_CE7_L 4 12
R443	NAND_50S	NAND1	FMI1_CLE 4 12 44
R444	NAND_50S	NAND1	FMI1_DOS_N 4 12
R445	NAND_50S	NAND1	FMI1_DOS_P 4 12
R446	NAND_50S	NAND1	FMI1_RB0_L 4 12
R447	NAND_50S	NAND1	FMI1_RB1_L 4 12
R448	NAND_50S	NAND1	FMI1_RE_N 4 12
R449	NAND_50S	NAND1	FMI1_RE_P 4 12
R450	NAND_50S	NAND1	FMI1_WE_L 4 12 44
R451	NAND_50S	NAND1	FMI1_WP_L 4 12 44
R452	NAND_50S	NAND1	FMI1_ALE 4 12 44
R453	NAND_50S	NAND1	FMI1_RE_L 4 12 44
R454	NAND_50S	NAND1	FMI1_WE_L 4 12 44
R455	NAND_50S	NAND1	FMI1_WP_L 4 12 44

NAND DEV

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
R460	NAND_50S	NAND0	SLOT0_FMI0_AD<0>
R461	NAND_50S	NAND0	SLOT0_FMI0_AD<1>
R462	NAND_50S	NAND0	SLOT0_FMI0_AD<2>
R463	NAND_50S	NAND0	SLOT0_FMI0_AD<3>
R464	NAND_50S	NAND0	SLOT0_FMI0_AD<4>
R465	NAND_50S	NAND0	SLOT0_FMI0_AD<5>
R466	NAND_50S	NAND0	SLOT0_FMI0_AD<6>
R467	NAND_50S	NAND0	SLOT0_FMI0_AD<7>
R468	NAND_50S	NAND0	SLOT0_FMI0_ALE
R469	NAND_50S	NAND0	SLOT0_FMI0_CE0_L
R470	NAND_50S	NAND0	SLOT0_FMI0_CE1_L
R471	NAND_50S	NAND0	SLOT0_FMI0_CLE
R472	NAND_50S	NAND0	SLOT0_FMI0_DOS_P
R473	NAND_50S	NAND0	SLOT0_FMI0_RE_N
R474	NAND_50S	NAND0	SLOT0_FMI0_WE_L
R475	NAND_50S	NAND1	SLOT0_FMI1_AD<0>
R476	NAND_50S	NAND1	SLOT0_FMI1_AD<1>
R477	NAND_50S	NAND1	SLOT0_FMI1_AD<2>
R478	NAND_50S	NAND1	SLOT0_FMI1_AD<3>
R479	NAND_50S	NAND1	SLOT0_FMI1_AD<4>
R480	NAND_50S	NAND1	SLOT0_FMI1_AD<5>
R481	NAND_50S	NAND1	SLOT0_FMI1_AD<6>
R482	NAND_50S	NAND1	SLOT0_FMI1_AD<7>
R483	NAND_50S	NAND1	SLOT0_FMI1_ALE
R484	NAND_50S	NAND1	SLOT0_FMI1_CE0_L
R485	NAND_50S	NAND1	SLOT0_FMI1_CE1_L
R486	NAND_50S	NAND1	SLOT0_FMI1_CLE
R487	NAND_50S	NAND1	SLOT0_FMI1_DOS_P
R488	NAND_50S	NAND1	SLOT0_FMI1_RE_N
R489	NAND_50S	NAND1	SLOT0_FMI1_WE_L
R490	NAND_50S	NAND0	SLOT1_FMI0_AD<0>
R491	NAND_50S	NAND0	SLOT1_FMI0_AD<1>
R492	NAND_50S	NAND0	SLOT1_FMI0_AD<2>
R493	NAND_50S	NAND0	SLOT1_FMI0_AD<3>
R494	NAND_50S	NAND0	SLOT1_FMI0_AD<4>
R495	NAND_50S	NAND0	SLOT1_FMI0_AD<5>
R496	NAND_50S	NAND0	SLOT1_FMI0_AD<6>
R497	NAND_50S	NAND0	SLOT1_FMI0_AD<7>
R498	NAND_50S	NAND0	SLOT1_FMI0_ALE
R499	NAND_50S	NAND0	SLOT1_FMI0_CE0_L
R500	NAND_50S	NAND0	SLOT1_FMI0_CE1_L
R501	NAND_50S	NAND0	SLOT1_FMI0_CLE
R502	NAND_50S	NAND0	SLOT1_FMI0_DOS_P
R503	NAND_50S	NAND0	SLOT1_FMI0_RE_N
R504	NAND_50S	NAND0	SLOT1_FMI0_WE_L
R505	NAND_50S	NAND1	SLOT1_FMI1_AD<0>
R506	NAND_50S	NAND1	SLOT1_FMI1_AD<1>
R507	NAND_50S	NAND1	SLOT1_FMI1_AD<2>
R508	NAND_50S	NAND1	SLOT1_FMI1_AD<3>
R509	NAND_50S	NAND1	SLOT1_FMI1_AD<4>
R510	NAND_50S	NAND1	SLOT1_FMI1_AD<5>
R511	NAND_50S	NAND1	SLOT1_FMI1_AD<6>
R512	NAND_50S	NAND1	SLOT1_FMI1_AD<7>
R513	NAND_50S	NAND1	SLOT1_FMI1_ALE
R514	NAND_50S	NAND1	SLOT1_FMI1_CE0_L
R515	NAND_50S	NAND1	SLOT1_FMI1_CE1_L
R516	NAND_50S	NAND1	SLOT1_FMI1_CLE
R517	NAND_50S	NAND1	SLOT1_FMI1_DOS_P
R518	NAND_50S	NAND1	SLOT1_FMI1_RE_N
R519	NAND_50S	NAND1	SLOT1_FMI1_WE_L

DDR VREF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
R520	PWR	PWR	PPVREF_DDR0_CA 13 45
R521	PWR	PWR	PPVREF_DDR0_DQ 13 45
R522	PWR	PWR	PPVREF_DDR1_CA 13 45
R523	PWR	PWR	PPVREF_DDR1_DQ 13 45

SYNC MASTER=MIKE SYNC DATE=01/21/2011

CONSTRAINTS: DDR/FMI

Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 153 OF 157 SHEET: 44 OF 48

PWR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PWR	*	PWR_PMU

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PWR	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
H255	3.0V	PP_PWR	PWR	MT 3V3 INT 18 45
H256	1.8V	PP_PWR	PWR	Z1 1V8 OUT 18
H257	1.8V	PP_PWR	PWR	Z2 VDDCORE 18
H258	1.8V	PP_PWR	PWR	Z2 VDDANA 18
H259	1.8V	PP_PWR	PWR	Z2 3V3 1V8 IN 18

	VOLTAGE	NET_TYPE		
		PHYSICAL	SPACING	
H229	3.3V	PP_PWR	PWR	ACC_PT_DK_CON_PP3V3 27 29
H230		PP_PWR	PWR	BUCK0_FB 36
H231		PP_PWR	PWR	BUCK0_LXL 36
H232		PP_PWR	PWR	BUCK0_LXM 36
H233		PP_PWR	PWR	BUCK2_FB 36
H234		PP_PWR	PWR	BUCK2_LXL 36
H235		PP_PWR	PWR	BUCK2_LXM 36
H236		PP_PWR	PWR	BUCK2_LXR 36
H237		PP_PWR	PWR	BUCK3_FB 36
H238		PP_PWR	PWR	BUCK3_LXL 36
H239		PP_PWR	PWR	BUCK3_LXM 36
H240		PP_PWR	PWR	BUCK4_FB 36
H241		PP_PWR	PWR	BUCK4_LXL 36
H242		PP_PWR	PWR	BUCK4_LXM 36
H243		PP_PWR	PWR	BUCK5_FB 36
H244		PP_PWR	PWR	BUCK5_LX 36
H245	0.4V	PP_PWR	PWR	PP0V4_MIPI0D 7
H246	0.4V	PP_PWR	PWR	PP0V4_MIPI1D 7
H247	1.1V	PP_PWR	PWR	PP1V1 35 36
H248	1.2V	PP_PWR	PWR	PP1V2 35 36
H249	1.1V	PP_PWR	PWR	PP1V8 35 36
H250	1.1V	PP_PWR	PWR	PP1V1_MIPID_PLL_F 4
H251	1.1V	PP_PWR	PWR	PP1V1_PL0_F 4
H252	1.1V	PP_PWR	PWR	PP1V1_PL1_F 4
H253	1.1V	PP_PWR	PWR	PP1V1_PL2_F 4
H254	1.1V	PP_PWR	PWR	PP1V1_PL3_F 4
H255	1.1V	PP_PWR	PWR	PP1V1_PL4_F 4
H256	1.1V	PP_PWR	PWR	PP1V1_PL5_F 4
H257	1.1V	PP_PWR	PWR	PP1V1_PLL_USB_F 4
H258	1.25V	PP_PWR	PWR	PP1V25_CPU 35 36
H259	1.2V	PP_PWR	PWR	PP1V2_S2R 35 36
H260	1.2V	PP_PWR	PWR	PP1V2_SOC 35 36
H261	1.2V	PP_PWR	PWR	PP1V7_VA_VCP 35 36 40
H262	1.8V	PP_PWR	PWR	PP1V8_ALWAYS 35 36
H263	1.8V	PP_PWR	PWR	PP1V8_DP_AVDD_AUX 7
H264	1.8V	PP_PWR	PWR	PP1V8_EDP_AVDD_AUX 7
H265	1.8V	PP_PWR	PWR	PP1V8_GRAPE 35 36
H266	1.8V	PP_PWR	PWR	PP1V8_S2R 35 36
H267	1.8V	PP_PWR	PWR	PP1V8_SENSOR_FLT 24 26
H268	1.8V	PP_PWR	PWR	PP1V8_VDDA18_TS 5
H269	2.85V	PP_PWR	PWR	PP2V85_CAM 35 36
H270	2.85V	PP_PWR	PWR	PP2V85_CAM_FLT 24 26
H271	3.0V	PP_PWR	PWR	PP3V0_GRAPE 35 36
H272	3.0V	PP_PWR	PWR	PP3V0_IO 35 36
H273	3.0V	PP_PWR	PWR	PP3V0_OPTICAL 35 36
H274	3.0V	PP_PWR	PWR	PP3V0_S2R_HALL 35 36
H275	3.0V	PP_PWR	PWR	PP3V0_S2R_HALL_FLT 24 26
H276	3.0V	PP_PWR	PWR	PP3V0_SENSOR_FLT 10 24 26
H277	3.0V	PP_PWR	PWR	PP3V0_VIDEO 35 36
H278	3.0V	PP_PWR	PWR	PP3V0_VIDEO_BUF 35 36
H279	3.2V	PP_PWR	PWR	PP3V2_LDO5 35 36
H280	3.2V	PP_PWR	PWR	PP3V2_S2R_USBMUX 35 36
H281	3.3V	PP_PWR	PWR	PP3V3_ACC 35 36
H282	3.3V	PP_PWR	PWR	PP3V3_LCDVDD_SW_F 16
H283	3.3V	PP_PWR	PWR	PP3V3_OUT 35 36
H284	3.3V	PP_PWR	PWR	PP3V3_S0_LCD_FERR 16
H285	5.25V	PP_PWR	PWR	PP5V25_VLCM2 35 37
H286	6.0V	PP_PWR	PWR	PP6V0_LCM_HI 37
H287	6.0V	PP_PWR	PWR	PP6V0_LCM_VBOOST 37
H288	4.2V	PWR500	PWR	PPBATT_VCC 35 36 39
H289	1.8V	PP_PWR	PWR	PPIO_NAND_H4 6 9
H290	20.4V	PP_PWR	PWR	PPLED_BACK_REG_A 16
H291	20.4V	PP_PWR	PWR	PPLED_BACK_REG_B 16
H292	20.4V	PP_PWR	PWR	PPLED_OUT_A 35 37
H293	20.4V	PP_PWR	PWR	PPLED_OUT_B 35 37
H294	6.0V	PP_PWR	PWR	PPVBUS_PROT 36
H295	6.0V	PP_PWR	PWR	PPVBUS_USB 4 36
H296	6.0V	PP_PWR	PWR	PPVBUS_USB_DCIN 35 36
H297	5.0V	PP_PWR	PWR	PPVBUS_USB_PT_DK_CON 27 29
H298	1.8V	PP_PWR	PWR	PPVCCO_NAND 12
H299	4.7V	PP_PWR	PWR	PPVCC_MAIN 35 36 37
H300	0.6V	PP_PWR	PWR	PPVREF_DDR0_CA 13 44
H301	0.6V	PP_PWR	PWR	PPVREF_DDR0_DO 13 44
H302	0.6V	PP_PWR	PWR	PPVREF_DDR0_DO_H4 6
H303	0.6V	PP_PWR	PWR	PPVREF_DDR1_CA 13 44
H304	0.6V	PP_PWR	PWR	PPVREF_DDR1_DO 13 44
H305	0.6V	PP_PWR	PWR	PPVREF_DDR1_DO_H4 6
H306	0.6V	PP_PWR	PWR	PPVREF_DDR2_CA 14
H307	0.6V	PP_PWR	PWR	PPVREF_DDR2_DO 14
H308	0.6V	PP_PWR	PWR	PPVREF_DDR2_DO_H4 6
H309	0.6V	PP_PWR	PWR	PPVREF_DDR3_CA 14
H310	0.6V	PP_PWR	PWR	PPVREF_DDR3_DO 14
H311	0.6V	PP_PWR	PWR	PPVREF_DDR3_DO_H4 6
H312	4.6V	PP_PWR	PWR	BATT_POS_RC 36
H313	1.8V	PP_PWR	PWR	PP18V_GRAPE 17
H314	1.8V	PP_PWR	PWR	PP18V_R_GRAPE 17
H315		PP_PWR	PWR	DAC_AP_VREF 7
H316	3.3V	PP_PWR	PWR	PPVDDI_NAND_U1400 12
H317		PP_PWR	PWR	VR_BOOST_SW 17
H318		PP_PWR	PWR	VR_BOOST_L 17
H319	3.0V	PP_PWR	PWR	MT_3V3_INT 18 45

GND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND_PH	*	GND

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
H290	GND	GND	VOLTAGE=0V	GND 19 21
H291	GND	GND	VOLTAGE=0V	GND_AUDIO_CODE_C 19 21 22
H292	GND	GND	VOLTAGE=0V	GND_AUDIO_HP_AMP 21 27
H293	GND	GND	VOLTAGE=0V	GND_AUDIO_PT_DK 20
H294	GND	GND	VOLTAGE=0V	GND_SPKR_AMP1 20
H295	GND	GND	VOLTAGE=0V	GND_SPKR_AMP2 20
H296	GND	GND	VOLTAGE=0V	GND_PMU 17
H297	GND	GND		AGND 17
H298	GND	GND		AGND_U3000 17

RST

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RST	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
H319		RST		BB_TRST_L 30
H320		RST		DBG_RST 30
H321		RST		DEBUG_RST_L 30
H322		RST		GSM_TXBURST_IND 5 15 30
H323		RST		JTAG_AP_TRST_L 4 10 42
H324		RST		RST_AP_1V8_L 4
H325		RST		RST_AP_L 4 27 30 37
H326		RST		RST_BB_L 5 30
H327		RST		RST_BB_PMU_L 10 37
H328		RST		RST_BT_L 15 37
H329		RST		RST_DET_L 5 30
H330		GRAPE		RST_GRAPE_L 4 17
H331		RST		RST_L63_L 19 37
H332		RST		RST_PMU_IN 4 37
H333		RST		RST_WLAN_L 15 37
H334		RST		SIMCRD_RST 15 37
H335		RST		TP_WLAN_TRST_L 15 37
H336		RST		UD881_RST 15 37
H337		RST		UD882_RST 15 37

SYNC MASTER=MIKE SYNC DATE=01/21/2011

CONSTRAINTS: POWER / GND

Apple Inc.

DRAWING NUMBER: 051-8773 SIZE: D

REVISION: 10.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 154 OF 157
 SHEET: 45 OF 48

SNS

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_50S	*	50_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SNS	*	*	311_SPACING


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_90D	*	90_OHM_DIFF

1E10 NC HSIC0_DATA2 NO_TEST=TRUE 4 42
 1E11 NC HSIC0_STB2 NO_TEST=TRUE 4 42
 1E12 NC HSIC1_DATA2 NO_TEST=TRUE 4 42
 1E13 NC HSIC1_STB2 NO_TEST=TRUE 4 42
 1E14 NC JTAG_AP_TRICK NO_TEST=TRUE 4
 1E15 NC USB_D1_P NO_TEST=TRUE 4 42
 1E16 NC USB_D1_N NO_TEST=TRUE 4 42
 1E17 NC USB11_D1_P NO_TEST=TRUE 4 42
 1E18 NC USB11_D1_N NO_TEST=TRUE 4 42
 1E19 NC_USB_ANALOGTEST0 NO_TEST=TRUE 4
 1E20 NC_USB_ANALOGTEST1 NO_TEST=TRUE 4
 1E21 NC_USB_ID0 NO_TEST=TRUE 4
 1E22 NC_USB_ID1 NO_TEST=TRUE 4
 1E23 NC_USB_BRICKID1 NO_TEST=TRUE 4
 1E24 NC_I2S1_MCK NO_TEST=TRUE 5
 1E25 NC_I2S1_BCLK NO_TEST=TRUE 5
 1E26 NC_I2S1_LBCK NO_TEST=TRUE 5
 1E27 NC_I2S1_DIN NO_TEST=TRUE 5
 1E28 NC_I2S1_DOUT NO_TEST=TRUE 5
 1E29 NC_I2S2_MCK NO_TEST=TRUE 5
 1E30 NC_I2S3_MCK NO_TEST=TRUE 5
 1E31 NC_AP_GPIO216 NO_TEST=TRUE 5
 1E32 NC_SPI_FLASH_CS_L NO_TEST=TRUE 5
 1E33 NC_SWI_AP NO_TEST=TRUE 5
 1E34 NC_SDIO0_WL_CLK NO_TEST=TRUE 5
 1E35 NC_SDIO0_WL_CMD NO_TEST=TRUE 5
 1E36 NC_SDIO0_WL_DATA<0> NO_TEST=TRUE 5
 1E37 NC_SDIO0_WL_DATA<1> NO_TEST=TRUE 5
 1E38 NC_SDIO0_WL_DATA<2> NO_TEST=TRUE 5
 1E39 NC_SDIO0_WL_DATA<3> NO_TEST=TRUE 5
 1E40 NC_SPI3_MISO NO_TEST=TRUE 5
 1E41 NC_SPI3_MOSI NO_TEST=TRUE 5
 1E42 NC_SPI3_SCLK NO_TEST=TRUE 5
 1E43 NC_SPI3_CS_L NO_TEST=TRUE 5
 1E44 NC_AP_GPIO3 NO_TEST=TRUE 5
 1E45 NC_AP_GPIO7 NO_TEST=TRUE 5
 1E46 NC_AP_GPIO8 NO_TEST=TRUE 5
 1E47 NC_AP_GPIO11 NO_TEST=TRUE 5
 1E48 NC_AP_GPIO13 NO_TEST=TRUE 5
 1E49 NC_BOARD_ID_3 NO_TEST=TRUE 5
 1E50 NC_AP_GPIO19 NO_TEST=TRUE 5
 1E51 NC_AP_GPIO31 NO_TEST=TRUE 5
 1E52 NC_AP_GPIO35 NO_TEST=TRUE 5
 1E53 NC_AP_GPIO2V1 NO_TEST=TRUE 5
 1E54 NC_AP_GPIO185 NO_TEST=TRUE 5
 1E55 NC_AP_GPIO186 NO_TEST=TRUE 5
 1E56 NC_UART2_RXD NO_TEST=TRUE 5
 1E57 NC_UART2_TXD NO_TEST=TRUE 5
 1E58 NC_UART4_CTS_L NO_TEST=TRUE 5
 1E59 NC_UART4_RTS_L NO_TEST=TRUE 5
 1E60 NC_UART4_RXD NO_TEST=TRUE 5
 1E61 NC_UART4_TXD NO_TEST=TRUE 5
 1E62 NC_UART6_CTSN NO_TEST=TRUE 5
 1E63 NC_UART6_RTSN NO_TEST=TRUE 5

1E14 NC_FMI0_CE2_L NO_TEST=TRUE 6
 1E15 NC_FMI0_CE3_L NO_TEST=TRUE 6
 1E16 NC_FMI0_CE4_L NO_TEST=TRUE 6
 1E17 NC_FMI0_CE5_L NO_TEST=TRUE 6
 1E18 NC_FMI0_CE6_L NO_TEST=TRUE 6
 1E19 NC_FMI0_CE7_L NO_TEST=TRUE 6
 1E20 NC_FMI1_CE2_L NO_TEST=TRUE 6
 1E21 NC_FMI1_CE3_L NO_TEST=TRUE 6
 1E22 NC_FMI1_CE4_L NO_TEST=TRUE 6
 1E23 NC_FMI1_CE5_L NO_TEST=TRUE 6
 1E24 NC_FMI1_CE6_L NO_TEST=TRUE 6
 1E25 NC_FMI1_CE7_L NO_TEST=TRUE 6
 1E26 NC_FMI2_CE1_L NO_TEST=TRUE 6
 1E27 NC_FMI2_CE2_L NO_TEST=TRUE 6
 1E28 NC_FMI2_CE3_L NO_TEST=TRUE 6
 1E29 NC_FMI2_CE5_L NO_TEST=TRUE 6
 1E30 NC_FMI2_AD<0> NO_TEST=TRUE 6
 1E31 NC_FMI2_AD<1> NO_TEST=TRUE 6
 1E32 NC_FMI2_AD<2> NO_TEST=TRUE 6
 1E33 NC_FMI2_AD<3> NO_TEST=TRUE 6
 1E34 NC_FMI2_AD<4> NO_TEST=TRUE 6
 1E35 NC_FMI2_AD<5> NO_TEST=TRUE 6
 1E36 NC_FMI2_AD<6> NO_TEST=TRUE 6
 1E37 NC_FMI2_AD<7> NO_TEST=TRUE 6
 1E38 NC_FMI2_ALE NO_TEST=TRUE 6
 1E39 NC_FMI2_CLE NO_TEST=TRUE 6
 1E40 NC_FMI2_WE_L NO_TEST=TRUE 6
 1E41 NC_FMI2_RE_L NO_TEST=TRUE 6
 1E42 NC_FMI2_DQS NO_TEST=TRUE 6
 1E43 NC_FMI3_CE0_L NO_TEST=TRUE 6
 1E44 NC_FMI3_CE1_L NO_TEST=TRUE 6
 1E45 NC_FMI3_CE2_L NO_TEST=TRUE 6
 1E46 NC_FMI3_CE3_L NO_TEST=TRUE 6
 1E47 NC_FMI3_CE4_L NO_TEST=TRUE 6
 1E48 NC_FMI3_CE5_L NO_TEST=TRUE 6
 1E49 NC_FMI3_CE6_L NO_TEST=TRUE 6
 1E50 NC_FMI3_CE7_L NO_TEST=TRUE 6
 1E51 NC_FMI3_AD<0> NO_TEST=TRUE 6
 1E52 NC_FMI3_AD<1> NO_TEST=TRUE 6
 1E53 NC_FMI3_AD<2> NO_TEST=TRUE 6
 1E54 NC_FMI3_AD<3> NO_TEST=TRUE 6
 1E55 NC_FMI3_AD<4> NO_TEST=TRUE 6
 1E56 NC_FMI3_AD<5> NO_TEST=TRUE 6
 1E57 NC_FMI3_AD<6> NO_TEST=TRUE 6
 1E58 NC_FMI3_AD<7> NO_TEST=TRUE 6
 1E59 NC_FMI3_ALE NO_TEST=TRUE 6
 1E60 NC_FMI3_CLE NO_TEST=TRUE 6
 1E61 NC_FMI3_WE_L NO_TEST=TRUE 6
 1E62 NC_FMI3_RE_L NO_TEST=TRUE 6
 1E63 NC_FMI3_DQS NO_TEST=TRUE 6
 1E64 NC_MIPI_VSYNC_H4 NO_TEST=TRUE 7
 1E65 NC_MIPI0C_AP_DATA_P<2> NO_TEST=TRUE 7 43
 1E66 NC_MIPI0C_AP_DATA_N<2> NO_TEST=TRUE 7 43
 1E67 NC_MIPI0C_AP_DATA_P<3> NO_TEST=TRUE 7 43
 1E68 NC_MIPI0C_AP_DATA_N<3> NO_TEST=TRUE 7 43
 1E69 NC_MIPI1C_AP_DATA_P<1> NO_TEST=TRUE 7 43
 1E70 NC_MIPI1C_AP_DATA_N<1> NO_TEST=TRUE 7 43
 1E71 NC_ISP_AP_1_FLASH NO_TEST=TRUE 7
 1E72 NC_ISP_AP_1_PRE_FLASH NO_TEST=TRUE 7

1E10 NC_DDR0_CKE<1> NO_TEST=TRUE 8
 1E11 NC_DDR1_CKE<1> NO_TEST=TRUE 8
 1E12 NC_DDR2_CKE<1> NO_TEST=TRUE 8
 1E13 NC_DDR3_CKE<1> NO_TEST=TRUE 8
 1E14 NC_DDR0_CSN<1> NO_TEST=TRUE 8
 1E15 NC_DDR1_CSN<1> NO_TEST=TRUE 8
 1E16 NC_DDR2_CSN<1> NO_TEST=TRUE 8
 1E17 NC_DDR3_CSN<1> NO_TEST=TRUE 8
 1E18 NC_PMU_VBUCK0_SW0_G NO_TEST=TRUE 36
 1E19 NC_PMU_VBUCK0_SW0_S NO_TEST=TRUE 36
 1E20 NC_VBUS_A_OV_L NO_TEST=TRUE 36
 1E21 NC_BOARD_TEMP7 NO_TEST=TRUE 37
 1E22 NC_BOARD_TEMP8 NO_TEST=TRUE 37
 1E23 NC_PMU_GPIO12 NO_TEST=TRUE 37
 1E24 NC_PMU_GPIO13 NO_TEST=TRUE 37
 1E25 NC_PMU_GPIO16 NO_TEST=TRUE 37
 1E26 NC_PMU_GPIO17 NO_TEST=TRUE 37
 1E27 NC_PMU_AMUX_A0 NO_TEST=TRUE 37
 1E28 NC_PMU_AMUX_A1 NO_TEST=TRUE 37
 1E29 NC_PMU_AMUX_A2 NO_TEST=TRUE 37
 1E30 NC_PMU_AMUX_A3 NO_TEST=TRUE 37
 1E31 NC_PMU_AMUX_AY NO_TEST=TRUE 37
 1E32 NC_PMU_AMUX_B0 NO_TEST=TRUE 37
 1E33 NC_PMU_AMUX_B1 NO_TEST=TRUE 37
 1E34 NC_PMU_AMUX_B2 NO_TEST=TRUE 37
 1E35 NC_PMU_AMUX_B3 NO_TEST=TRUE 37
 1E36 NC_PMU_AMUX_BY NO_TEST=TRUE 37

1E20 NC_BON_L1 NO_TEST=TRUE 18
 1E21 NC_BON_L3 NO_TEST=TRUE 18
 1E22 NC_BON_L5 NO_TEST=TRUE 18
 1E23 NC_EAROUT_AP NO_TEST=TRUE 19
 1E24 NC_EAROUT_AN NO_TEST=TRUE 19
 1E25 NC_LINE_IN1_CODECC NO_TEST=TRUE 19
 1E26 NC_LINE_IN1_REF_CODECC NO_TEST=TRUE 19
 1E27 NC_LINE_IN2_CODECC NO_TEST=TRUE 19
 1E28 NC_LINE_IN2_REF_CODECC NO_TEST=TRUE 19
 1E29 NC_MIC1_BIAS_CODECC NO_TEST=TRUE 19
 1E30 NC_MIC1P_CODECC NO_TEST=TRUE 19
 1E31 NC_MIC1N_CODECC NO_TEST=TRUE 19
 1E32 NC_MIC1_FILT_CODECC NO_TEST=TRUE 19
 1E33 NC_D5703_6 NO_TEST=TRUE
 1E34 NC_D5700_6 NO_TEST=TRUE
 1E35 NC_D5701_6 NO_TEST=TRUE
 1E36 NC_D5702_6 NO_TEST=TRUE
 1E37 NC_LCM2_EN NO_TEST=TRUE 37
 1E38 NC_VLCM1 NO_TEST=TRUE 37

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
PAGE TITLE			
CONSTRAINTS: DEBUG			
 Apple Inc.	DRAWING NUMBER	051-8773	SIZE D
	REVISION	10.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		155 OF 157	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		46 OF 48	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
FUNC TEST POINTS			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	156 OF 157
		SHEET	47 OF 48

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=MIKE		SYNC DATE=01/21/2011	
FUNC TEST POINTS			
 Apple Inc.		DRAWING NUMBER	051-8773
		REVISION	10.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	157 OF 157
		SHEET	48 OF 48
		SIZE	D