

- 1.HSIC1_WLAN2SOC_DEVICE_RDY
- 2.PMU_GPIO_BT_REG_ON_R
- 3.PMU_GPIO_WLAN_REG_ON_R
- 4.PMU_GPIO_BT_REG_ON
- 5.PMU_GPIO_WLAN_REG_ON
- 6.JTAG_WLAN_TMS_TX_BLANK
- 7.JTAG_WLAN_TDI_OSCAR_A
- 8.HSIC1_SOC2WLAN_HOST_RDY_R
- 9.JTAG_WLAN_SEL
- 10.TP_JTAG_WLAN_TCK
- 11.TP_JTAG_WLAN_TRST_L

- 12.JTAG_WLAN_TDO_OSCAR_B
- 13.OSCAR2RADIO_CONTEXT_A
- 14.PMU_GPIO_WLAN_HOST_WAKE
- 15.VCC_MAIN_GRAPE_RAMP
- 16.WLAN_TX_BLANK
- 17.PP3V3_S2R
- 18.GPIO_BT_WAKE
- 19.SIM_TRAY_DETECT
- 20.UART2_SOC2WLAN_TX_R
- 21.SIMCRD_CLK_CONN_FILT
- 22.UART2_WLAN2SOC_TX_R

- 1.PMU_GPIO_CLK_32K_WLAN_R
- 2.UART1_BT2SOC_RTS_L
- 3.UART1_BT2SOC_TX
- 4.UART1_SOC2BT_RTS_L
- 5&12&15&17&21&26&28.GND
- 6.GPIO_SOC2GRAPE_RESET_L

- 7.CUMULUS_M_VDDCORE
- 8.CUMULUS_M_VDDANA
- 9.CUMULUS_S_VDDCORE
- 10.TP_CUMULUS_S_H_SDO
- 11.TP_CUMULUS_S_H_SDI
- 13.CUMULUS_MS_CK
- 14.CUMULUS_S_BCFG_RTCK
- 16.JTAG_CUMULUS_S_TMS
- 18.CUMULUS_MS_SD
- 19.TP_CUMULUS_S_H_SCLK
- 20.CUMULUS_S_VDDANA
- 22.PP5V25_GRAPE

- 23.TP_CUMULUS_S_H_CS_L
- 24.GPIO_GRAPE2SOC_IRQ_L
- 25.PP1V8_GRAPE_SW
- 27.DISPLAY_SYNC
- 29.CUMULUS_M_BCFG_RTCK
- 30.SPI2_GRAPE_MOSI
- 31.TP_JTAG_CUMULUS_M_TDI
- 32.TP_JTAG_CUMULUS_M_TDO
- 33.SPI2_GRAPE_CS_L
- 34.TP_JTAG_CUMULUS_M_TCK
- 35.SPI2_GRAPE_SCLK
- 36.JTAG_CUMULUS_M_TMS

- 1&19&20&22&24&25&26&27&28&29&30&31&32&33.GND
- 2.PP1V8_SW1_FOREHEAD
- 3.PP_RF1_1V8_DIG
- 4.GPIO_SOC2BB_WAKE_MODEM
- 5.HSIC2_SOC2BB_HOST_RDY
- 6.PS_HOLD_PMIC
- 7.BB_JTAG_TMS
- 8.DEBUG_RST_L
- 9.USB_BB_DEBUG_N
- 10.USB_BB_DEBUG_P

- 11.BB_JTAG_TRST_L
- 12.BB_JTAG_TCK
- 13.BB_JTAG_TDI
- 14.BB_JTAG_TDO
- 15.BB_JTAG_RTCLK
- 16.PP_SMPS1_MSMC_1V05
- 17.PP_SMPS4_RF2_2V05
- 18.TP_BB_TEST_MODE_1
- 21.TP_BB_TEST_MODE_0
- 23.PP_SMPS2_RF1_1V3

- 1&2&4&5&6.GND
- 3.PP3V0_SENSOR_PROX_AD7149_FILT
- 7.PP2V9_AVDD_CAM_REAR_FILT
- 8.PP2V6_CAM_REAR_AF_FILT
- 9.CAM_REAR_VSYNC
- 10.PP1V8_CAM_REAR_FILT
- 11.ISP0_CAM_REAR_SHUTDOWN_L_F
- 12.ISP0_CAM_REAR_SDA_F
- 13.PP1V3_CAM_REAR_FILT
- 14.ISP0_CAM_REAR_CLK_F
- 15.ISP0_CAM_REAR_SCL_F
- 16.PP1V8_S2R_SW3_COMP

- 1.SIM_TRAY_DETECT_FILT
- 2.SIMCRD_RST_CONN_FILT
- 3.PP3V0_S2R_NAVAJA_FILT
- 4&5&6.PPVBUS_E75_USB_CONN
- 7.PMU_GPIO_MB_HALL1_IRQ
- 8.SIMCRD_IO_CONN_FILT
- 9.PP_LDO6_RUIM_1V8_FILT
- 10.PMU_GPIO_MB_HALL2_IRQ_FILT
- 11&12&13&14&60.GND
- 15.MAX983X4_L1_GAIN
- 16.PMU_GPIO_MB_HALL2_IRQ
- 17.SPKRAMP_L1_OUT_P
- 18.LEFT_CH_OUT_N
- 19.LEFT_CH_OUT_P
- 20.SPKRAMP_L1_OUT_N
- 21.MAX983X4_L2_GAIN
- 22.AUD_SPKRAMP_MUTE_L
- 23.RIGHT_CH_OUT_N
- 24.RIGHT_CH_OUT_P
- 25.PPOUT_E75_ACC_ID1_CONN
- 26.SPKRAMP_L2_OUT_N
- 27.SPKRAMP_L2_OUT_P
- 28.PPOUT_E75_ACC_ID2_CONN
- 29.E75_DPAIR2_CONN_N
- 30.E75_DPAIR2_CONN_P
- 31.SPKRAMP_R2_OUT_P
- 32.MAX983X4_R1_GAIN
- 33.SPKRAMP_R1_OUT_P
- 34.SPKRAMP_R1_OUT_N
- 35.MAX983X4_R2_GAIN
- 36.SPKRAMP_R2_OUT_N
- 37.E75_ACC_DET_CONN_L
- 38.E75_DPAIR1_CONN_N
- 39.E75_DPAIR1_CONN_P
- 40.LED_IO_1_B
- 41.LED_IO_2_B
- 42.LED_IO_4_B
- 43.LED_IO_3_B
- 44.LED_IO_6_A
- 45.LED_IO_5_B
- 46.LED_IO_6_B
- 47.LED_IO_5_A
- 48.LED_IO_4_A
- 49.LED_IO_3_A
- 50.PPVCC_MAIN_LCD_SW_CONN
- 51.PPVCC_MAIN_LCD_SW
- 52.CLK_32K_SOC2CUMULUS
- 53.LED_IO_2_A
- 54.LED_IO_1_A
- 55.EDP_HPD_EMI_CONN
- 56.PPLED_BACK_REG_A
- 57.PPLED_BACK_REG_B
- 58.PPLED_OUT_A

- 1.FMIO_CLE
- 2.BOARD_TEMP5_P
- 3.GPIO_BTN_HOME_L
- 4.PPVREF_FMI_NAND
- 5.PP1V8_EXT_SW
- 6.PPVREF_FMI_SOC
- 7.FMIO_CE0_L
- 8.FMIO_WE_L
- 9.FMIO_ALE
- 10.FMIO_AD<7>
- 11.FMIO_DQS
- 12.FMIO_AD<6>
- 13.FMIO_AD<5>
- 14.FMIO_AD<4>
- 15.FMIO_AD<0>
- 16.FM1_AD<0>
- 17.FMIO_AD<1>
- 18.FMIO_AD<2>
- 19.FMIO_AD<3>
- 20.PP1V2_S2R
- 21.PP1V2_SW1
- 22.PP3V3_SW
- 23.I2C2_SDA_1V8
- 24.VCC_MAIN_PP3V3SW_RAMP
- 25.PP1V8_SW1
- 26.I2C2_SCL_1V8
- 27.JTAG_SOC_TDI
- 28.JTAG_SOC_SEL
- 29.UART6_TS_ACC_TXD
- 59.PP1V8_SW2
- 61.PP3V3_ACC
- 62.PMU_USB_BRICKID
- 63.RESET_SOC_L
- 64.UART0_SOC_RXD
- 65.USB_SOC_P
- 66.USB_SOC_N
- 67.JTAG_SOC_TCK
- 68.USB_BB_P
- 69.TS_E75_ACC_DET_L
- 70.JTAG_SOC_TMS
- 71.USB_BB_N
- 72.PMU_E75_ACC_DET_L


- 1.WDOG_SOC
- 2.SOC_TST_CLKOUT
- 3.PP1V2_SW1
- 4.JTAG_SOC_TRST_L
- 5.TP_JTAG_SOC_TDO
- 6.PPVREF_FMI_SOC
- 7&10&11&13&14.GND
- 8.HSIC1_WLAN2SOC_REMOTE_WAKE
- 9.UART6_TS_ACC_RXD
- 12.SOC_TESTMODE
- 15.UART1_SOC2BT_TX
- 16.TP_GPIO_DFU_STATUS
- 17.SPI2_GRAPE_MISO
- 18.SPI3_CODECS_CS_L
- 19.GPIO_SOC2PMU_KEEPACT
- 20.UART0_SOC_TXD
- 21.WDOG_SOC2PMU_RESET_IN
- 22.SOC_TST_CPUSWITCH_OUT
- 23.PMU_GPIO_BT_HOST_WAKE
- 24.SOCHOT0_L
- 25.OSCAR_TIME_SYNC_HOST_INT
- 26.BOARD_TEMP7_P

- 1.GPIO_TS2SOC2PMU_INT
- 2.SPI_OSCAR2COMPASS_CS_L
- 3.GPIO_FORCE_DFU
- 4.GPIO_SOC2BB_RST_L
- 5.PMU_GPIO_CLK_32K_OSCAR
- 6.GPIO_SOC2OSCAR_DBGEN
- 7.TP_OSCAR_P0_22
- 8.UART4_SOC2OSCAR_TXD
- 9.SPI_OSCAR_MISO
- 10.GPIO_SOC2OSCAR_DBGEN_R
- 11.PP3V0_S2R_SENSOR
- 12.PP1V2_S2R_SW2
- 13.GPIO_HS4_BB2SOC_GPS_SYNC
- 14.OSCAR2RADIO_CONTEXT_B
- 15.PP1V8_S2R_SW3
- 16.SOCHOT0_R_L
- 17.PPVDD_SRAM
- 18.PP3V0_UVLO
- 19.PMU_GPIO_OSCAR2PMU_HOST_WAKE
- 20.PMU_SHDWN
- 21.PP3V0_S2R_NAVAJA
- 22.UART4_OSCAR2SOC_RXD
- 23.PPVDD_SOC
- 24.ACCEL2OSCAR_INT1
- 25.GPIO_OSCAR_RESET_L
- 26.PP2V9_CAM
- 27.PPVBUS_USB_DCIN
- 28.PPVDD_GPU
- 29.DWI_AP_CLK
- 30.SOCHOT1_L
- 31.PPVDD_CPU
- 32.PP1V0_SOC
- 33.USB_VBUS_DETECT
- 34.PP1V8_ALWAYS
- 35.BOARD_TEMP2_P
- 36.GPIO_PMU2SOC_IRQ_L
- 37.PP3V0_S2R_TRISTAR
- 38.PP2V6_CAM_AF
- 39.VBUS_PROT_G
- 40.PMU_TCAL
- 41.PP3V0_ALS
- 42.PMU_GPIO_PMU2BBPMU_RST_L
- 43.PPVBUS_PROT
- 44.BOARD_TEMP8_P
- 45.PMU_VCENTER
- 46.BOARD_TEMP6_P
- 47.TP_HV_CHG_EN
- 48.PPVCC_MAIN
- 49.TP_AMUX_B3
- 50.TP_AMUX_BY
- 51.TP_AMUX_AY
- 52.TP_AMUX_A3
- 53.DWI_AP_DO
- 54.PP1V3_CAM
- 55.I2C0_SCL_1V8
- 56.I2C0_SDA_1V8


- 1.GPIO_SOC2BB_WAKE_MODEM
- 2.GPIO_BTN_VOL_UP_L
- 3.GYRO2OSCAR_INT2
- 4.GPIO_BTN_VOL_DOWN_L
- 5.GPIO_BTN_SRL_L_FILT
- 6.PP3V0_GYRO
- 7.SPI_OSCAR2GYRO_CS_L
- 8.GPIO_BTN_VOL_UP_L_FILT
- 9.SIMCRD_IO_CONN
- 10.SIMCRD_RST_CONN
- 11.GPIO_BTN_ONOFF_L_FILT
- 12.GPIO_BTN_VOL_DOWN_L_FILT
- 13.GPIO_HS4_SHUNT_EN
- 14.PP3V0_SPARE1
- 15.PP6V0_LCM_VBOOST
- 16.GPIO_BB2SOC_RESET_DET_L
- 17.UART_WLAN2BB_LTE_COEX
- 18&58.BATT_NTC
- 19.GPIO_SOC2BB_RADIO_ON_L
- 20.GPIO_BTN_SRL_L
- 21.GPIO_BTN_ONOFF_L
- 22.PA_NTC_P
- 23.PP_LDO6_RUIM_1V8
- 24.GPIO_CODECS2SOC_IRQ_L
- 25.SPI3_CODECS_MISO
- 26.SPI3_CODECS_SCLK
- 27.GPIO_BB2SOC_GSM_TXBURST
- 28.ACCEL2OSCAR_INT2
- 29.GYRO2OSCAR_INT1
- 30.GYRO_DEN
- 31.SPI_OSCAR2ACCEL_CS_L
- 32.PP3V0_ACCEL
- 33.PPBATT_POS_RC
- 34.AIN3P
- 35.DMIC1_FF_SCLK
- 36.AIN3N
- 37.SPI3_CODECS_MOSI
- 38.PMU_GPIO_CODECS_HS_INT_L
- 39.L81_SPEAKER_VQ
- 40.GND
- 41.GND_AUDIO_CODECS
- 42&64&65&66&69.PPBATT_VCC
- 43&57.BATT_SWI_CONN
- 44.PMU_GPIO_BB_VBUS_DET
- 45.PMU_GPIO_BB2PMU_HOST_WAKE
- 46.PP1V8_S2R
- 47.PPLED_OUT_B
- 48.COMPASS2OSCAR_INT
- 50&51&52&56&59&71&72.GND
- 53.UART_BB2WLAN_LTE_COEX
- 54.MIKEY_TS_P
- 55.MIKEY_TS_N


- 1.PP3V0_COMP
- 2.PP3V0_S2R_SENSOR
- 3.SPI_OSCAR_SCLK
- 4.SPI_OSCAR_MOSI
- 5.PP1V8_COMP
- 6.I2C0_CAM_ALS_SCL_1V8_F
- 7.GPIO_CAM_ALS2SOC_IRQ_L_F
- 8.ISP1_CAM_FRONT_SDA_F
- 9.ISP1_CAM_FRONT_SCL_F
- 10.PP3V0_ALS_FILT
- 11.I2C0_CAM_ALS_SDA_1V8_F
- 12.ISP1_CAM_FRONT_CLK_F
- 13.ISP1_CAM_FRONT_SHUTDOWN_L_F
- 14.PP2V9_AVDD_CAM_FRONT_FILT
- 15.PP1V8_CAM_FRONT_FILT
- 16.GPIO_HS3_SHUNT_EN_FILT
- 17.CONN_HP_HEADSET_DET_FILT
- 18.GPIO_HS4_SHUNT_EN_FILT
- 19.CONN_HP_HS4_REF_FILT
- 20.CONN_HP_HS3_FILT
- 21.CONN_HP_RIGHT_FILT
- 22.CONN_HP_LEFT_FILT
- 23.CONN_HP_HS4_FILT
- 24.CONN_HP_HS3_REF_FILT
- 25.BOARD_TEMP4_P
- 26.DMIC1_FF_SCLK_FILT
- 27.DMIC1_FF_SD
- 28.DMIC1_FF_SD_FILT
- 29.PP1V8_DMIC_FILT
- 30.GPIO_HS3_SHUNT_EN

- 60.PP1V7_VA_VCP
- 61.PP1V7_VCP
- 62.L81_DMIC1_FF_SD
- 63.CODECS_HP_DET_R
- 67.GPIO_PROX2SOC_IRQ_L
- 70.BATT_SNS
- 73.PP_SMPS5_DSP_1V05
- 74.PP_LDO1



PDF	CSA	CONTENTS	SYNC MASTER	DATE	PDF	CSA	CONTENTS	SYNC MASTER	DATE	PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table of Contents	N/A	N/A	26	32	CELL: BASEBAND PMU (1 OF 2)	RADIO_MLB_72_B7	06/03/2013	51	65	GRAPE: 1V8 POWER SWITCH	N/A	N/A
2	2	BLOCK DIAGRAM: SYSTEM	N/A	N/A	27	33	CELL: BASEBAND PMU (2 OF 2)	RADIO_MLB_72_B7	06/03/2013	52	66	GRAPE: CUMULUS	N/A	N/A
3	4	BOM TABLES	N/A	N/A	28	34	CELL: BASEBAND (1 OF 2)	RADIO_MLB_72_B7	06/03/2013	53	70	DISPLAY: EDP CONN	N/A	N/A
4	6	SOC: MAIN	N/A	N/A	29	35	CELL: BASEBAND(2 OF 2)	RADIO_MLB_72_B7	06/03/2013	54	75	POWER: BATTERY CONNECTOR	N/A	N/A
5	7	SOC: I/OS	N/A	N/A	30	36	CELL: TRANSCEIVER (1 OF 2)	RADIO_MLB_72_B7	06/03/2013	55	81	PMU: ANYA PAGE 1	N/A	N/A
6	8	SOC: NAND	N/A	N/A	31	37	CELL: TRANSCEIVER (2 OF 2)	RADIO_MLB_72_B7	06/03/2013	56	82	PMU: ANYA PAGE 2	N/A	N/A
7	9	SOC: DP,MIPI	N/A	N/A	32	38	CELL: TRANSCEIVER MATCHING	RADIO_MLB_72_B7	06/03/2013	57	83	PMU: ANYA PAGE 3	N/A	N/A
8	10	SOC: DDR	N/A	N/A	33	39	CELL: SAW BANK	RADIO_MLB_72_B7	06/03/2013	58	84	PMU: ANYA PAGE 4	N/A	N/A
9	11	SOC: IO POWER	N/A	N/A	34	40	CELL: BAND 1/4 PAT	RADIO_MLB_72_B7	06/03/2013	59	90	SOC: DEBUG	N/A	N/A
10	12	SOC: SRAM POWER	N/A	N/A	35	41	CELL: BAND 2/3 PAD	RADIO_MLB_72_B7	06/03/2013	60	93	TEST: TP/HOLES/FIDUCUALS	N/A	N/A
11	13	SOC: CPU POWER	N/A	N/A	36	42	CELL: BAND 20 PAD	RADIO_MLB_72_B7	06/03/2013	61	94	TEST: EE TP/PP	N/A	N/A
12	14	DDR: CHANNEL 0 AND 1	N/A	N/A	37	43	CELL: BAND 5/8 PAD	RADIO_MLB_72_B7	06/03/2013	62	121	POWER: ALIASES	N/A	N/A
13	15	SOC: MISC & ALIASES	N/A	N/A	38	44	CELL: BAND 13/17 PAD	RADIO_MLB_72_B7	06/03/2013	63	150	CONSTRAINTS: MLB RULES	N/A	N/A
14	16	NAND: NAND	N/A	N/A	39	45	CELL: PA DC/DC CONVERTER	RADIO_MLB_72_B7	06/03/2013	64	151	CONSTRAINTS: LOW SPEED BUS	N/A	N/A
15	17	AUDIO: L81 CODEC	N/A	N/A	40	46	CELL: 2G FEM	RADIO_MLB_72_B7	06/03/2013	65	152	CONSTRAINTS: DISPLAY/AUDIO	N/A	N/A
16	18	AUDIO: HP/DMIC FLEX CONNS	N/A	N/A	41	47	CELL: RX DIVERSITY	RADIO_MLB_72_B7	06/03/2013	66	153	CONSTRAINTS: DDR/FMI	N/A	N/A
17	19	AUDIO: SPEAKER AMPS RIGHT	N/A	N/A	42	48	CELL: GPS	RADIO_MLB_72_B7	06/03/2013	67	154	CONSTRAINTS: POWER / GND	N/A	N/A
18	20	AUDIO: SPEAKER AMPS LEFT	N/A	N/A	43	49	CELL: ANTENNA FEEDS	RADIO_MLB_72_B7	06/03/2013	68	157	CONSTRAINTS: RF	N/A	N/A
19	24	SENSOR: OSCAR, GYRO, ACCEL	N/A	N/A	44	51	CELL: SIM FLEX CONN	N/A	N/A	69	158	CONSTRAINTS: WIFI/BT	WIFI_DEV	05/21/2013
20	25	SENSOR: HALL EFFECT	N/A	N/A	45	56	SENSOR: PROX AD7149	N/A	N/A					
21	26	IO: BUTTON FLEX CONN	N/A	N/A	46	58	WIFI/BT: MODULE	WIFI_DEV	05/21/2013					
22	27	CAMERA: FF AND ALS CONN	N/A	N/A	47	60	IO: TRISTAR	N/A	N/A					
23	28	CAMERA: REAR CONN	N/A	N/A	48	61	IO: FILTERING	N/A	N/A					
24	29	SENSOR: COMPASS	N/A	N/A	49	62	IO: FLEX HOTBAR PADS	N/A	N/A					
25	30	CELL: SYSTEM & DEBUG CONNECTORS	RADIO_MLB_72_B7	06/03/2013	50	63	IO: HOME BUTTON FILTERS	N/A	N/A					





D

D



C

C

B

B

A



OMIT_TABLE

U0600
ALCATRAZ
DISCRETE
FBGA
(3 OF 14)

I2S0_SCL	AN6	I2C0_SCL 1V8	5 57 60 64
I2C0_SDA	AP4	I2C0_SDA 1V8	5 57 60 64
I2C1_SCL	AP5	I2C1_SOC2OSCAR SWDCLK 1V8	5 19 64
I2C1_SDA	AR3	I2C1_SOC2OSCAR SWDIO 1V8	5 19 64
I2C2_SCL	AR14	I2C2_SCL 1V8	5 47 64
I2C2_SDA	AT7	I2C2_SDA 1V8	5 47 64
I2C3_SCL	AA35	I2C3_SCL 1V8	5 13 22 61 64
I2C3_SDA	AA36	I2C3_SDA 1V8	5 13 22 61 64
DWI_CLK	AT17	DWI AP CLK	57 64
DWI_DT	AT16	SOC TST CPUSWITCH OUT	57 64
DWI_DO	AR16	DWI AP DO	57 64
SEP_7816UART0_RST	AL1	NC SEP 7816UART0_RST	5 64
SEP_7816UART0_SCL	AK5	SEP I2C0_SCL	5 64
SEP_7816UART0_SDA	AK3	SEP I2C0_SDA	5 64
SEP_7816UART1_RST	AM1	NC SEP 7816UART1_RST	5 64
SEP_7816UART1_SCL	AL4	NC SEP 7816UART1_SCL	5 64
SEP_7816UART1_SDA	AL2	NC SEP 7816UART1_SDA	5 64
SIO_7816UART0_RST	Y32	HSIC1 WLAN2SOC REMOTE WAKE	46 61 64
SIO_7816UART0_SCL	AB33	HSIC1 WLAN2SOC DEVICE RDY	46 61 64
SIO_7816UART0_SDA	AA32	HSIC1 SOC2WLAN HOST RDY	5 46 64
SIO_7816UART1_RST	AA34	HSIC2 BB2SOC REMOTE WAKE	25 29 64
SIO_7816UART1_SCL	AC36	HSIC2 BB2SOC DEVICE RDY	25 29 64
SIO_7816UART1_SDA	AA33	HSIC2 SOC2BB HOST RDY	25 29 64
SOCHOTO	AM20	SOCHOTO L	5 58
SOCHOTI	AM19	SOCHOTI L	5 57

TO:
ANYA PMU 0111100X

TO:
OSCAR SWD
NOTE: I2C1 IS ASSUMED TO USE PUSH-PULL INSTEAD OF OPEN-DRAIN

TO:
TRISTAR 0011010X

TO:
AP7149 PROX 0101101X
FF CAM CR17 ALS 0111001X

TR0700
A
TP-P55



GPIO BTN_HOME_L	AB6	GPIO100
GPIO BTN_ONOFF_L	AD1	GPIO101
GPIO BTN_VOL_DOWN_L	AB5	GPIO102
GPIO BTN_VOL_UP_L	AC5	GPIO103
GPIO BT_WAKE	AD3	GPIO104
GPIO BT_WAKE	AD3	GPIO105
GPIO SOC2BB_WAKE_MODEM	AD4	GPIO106
NC_GPIO7	AE1	GPIO107
GPIO SOC2BB_RST_L	AE2	GPIO108
GPIO SOC2BB_RADIO_ON_L	AD5	GPIO109
GPIO BB2SOC_RESET_DET_L	AF1	GPIO110
NC_GPIO11	AF2	GPIO111
GPIO SOC2OSCAR_DBGEN	AE4	GPIO112
GPIO SOC2GRAPE_RESET_L	AF3	GPIO113
NC_GPIO14	AE5	GPIO114
GPIO BB2SOC_GSM_TXBURST	AE6	GPIO115
GPIO_BOARD_ID_3	AG1	GPIO116
GPIO_TS2SOC2PMU_INT	AF4	GPIO117
GPIO_BOOT_CONFIG_0	AG3	GPIO118
GPIO BB2SOC_GPS_SYNC	AF5	GPIO119
GPIO PROX2SOC_IRO_L	AH1	GPIO120
GPIO SOC2LDC_PWREN	AG4	GPIO121
GPIO SOC2PMU_KEEPACT	AR10	GPIO122
GPIO_PMU2SOC_IRO_L	AN14	GPIO123
GPIO CODEC2SOC_IRO_L	AR9	GPIO124
GPIO_BOOT_CONFIG_1	AP13	GPIO125
GPIO_FORCE_DFU	AT14	GPIO126
TP_GPIO_DFU_STATUS	AT8	GPIO127
GPIO_BOOT_CONFIG_2	AM17	GPIO128
GPIO_BOOT_CONFIG_3	AT9	GPIO129
GPIO_BTN_SEL_L	AP14	GPIO130
GPIO GRAPE2SOC_IRO_L	AN16	GPIO131
NC_GPIO32	AT11	GPIO132
GPIO_HS3_SHUNT_EN	AT10	GPIO133
GPIO_HS4_SHUNT_EN	AP11	GPIO134
GPIO_BRD_REV3	AN17	GPIO135
GPIO_BRD_REV2	AR13	GPIO136
GPIO_BRD_REV1	AP16	GPIO137
GPIO_BRD_REV0	AT13	GPIO138

OMIT_TABLE


U0600
ALCATRAZ
DISCRETE
FBGA
(2 OF 14)

TMR32_PWM0	AD35	OSCAR_TIME_SYNC_HOST_INT	19
TMR32_PWM1	AC34	NC_TMR32_PWM1	NO_TEST-THRU
TMR32_PWM2	AD36	CLK_32K_SOC2CUMULUS	52 60 61 64
UART0_RXD	AR17	UART0_SOC_RXD	47 60 64
UART0_TXD	AP17	UART0_SOC_TXD	47 60 64
UART1_CTSN	AH4	UART1_BT2SOC_RTS_L	46 64
UART1_RTSN	AH2	UART1_SOC2BT_RTS_L	46 64
UART1_RXD	AG6	UART1_BT2SOC_TX	46 64
UART1_TXD	AG5	UART1_SOC2BT_TX	46 64
UART2_CTSN	AJ3	NC_GPIO_UART2_CTSN	NO_TEST-THRU
UART2_RTSN	AH5	NC_GPIO_UART2_RTSN	NO_TEST-THRU
UART2_RXD	AJ2	UART2_WLAN2SOC_TX	46 64
UART2_TXD	AJ1	UART2_SOC2WLAN_TX	46 64
UART3_CTSN	AK1	UART3_BB2SOC_RTS_L	25 29 64
UART3_RTSN	AJ6	UART3_SOC2BB_RTS_L	25 29 64
UART3_RXD	AJ5	UART3_BB2SOC_TX	25 29 47 64
UART3_TXD	AJ4	UART3_SOC2BB_TX	25 29 47 64
UART4_CTSN	AM3	PMU_GPIO_OSCAR2PMU_HOST_WAKE	19 57
UART4_RTSN	AM2	GPIO_OSCAR_RESET_L	19 60 67
UART4_RXD	AL5	UART4_OSCAR2SOC_RXD	19 64
UART4_TXD	AL6	UART4_SOC2OSCAR_TXD	19 64
UART5_RTXD	AK4	UART5_BATT_TRXD	54 57 64
UART6_RXD	AB36	UART6_TS_ACC_RXD	47 64
UART6_TXD	AB35	UART6_TS_ACC_TXD	47 64



GPIO_BOARD_ID_2	AN4	SPI0_MISO
GPIO_BOARD_ID_1	AP2	SPI0_MOSI
GPIO_BOARD_ID_0	AN3	SPI0_SCLK
NC_SPI0_SSIN	AM9	SPI0_SSIN
NC_SPI1_MISO	AN1	SPI1_MISO
NC_SPI1_MOSI	AM4	SPI1_MOSI
NC_SPI1_SCLK	AM5	SPI1_SCLK
NC_SPI1_SSIN	AM7	SPI1_SSIN
SPI2_GRAPE_MISO	AN8	SPI2_MISO
SPI2_GRAPE_MOSI	AN7	SPI2_MOSI
SPI2_GRAPE_SCLK	AN5	SPI2_SCLK
SPI2_GRAPE_CS_L	AN9	SPI2_SSIN
SPI3_CODEC_MISO	AN13	SPI3_MISO
SPI3_CODEC_MOSI	AT6	SPI3_MOSI
SPI3_CODEC_SCLK	AR7	SPI3_SCLK
SPI3_CODEC_CS_L	AP10	SPI3_SSIN





SEP EEPROM




I2C PULL-UPS

















OMIT_TABLE

U0600
ALCATRAZ
DISCRETE
FBGA
(11 OF 14)

OMIT_TABLE

U0600
ALCATRAZ
DISCRETE
FBGA
(12 OF 14)

OMIT_TABLE

U0600
ALCATRAZ
DISCRETE
FBGA
(13 OF 14)

PPVDD_GPU
SHORT-10L-0.25MM-SM
PPVDD_GPU_RAIL_SENSE 1 5 2
(PLANE SENSE)

PLACE_NEAR=U0600.AA8:11MM

PPVDD_CPU
SHORT-10L-0.25MM-SM
PPVDD_CPU_RAIL_SENSE 1 5 2
(PLANE SENSE)

PLACE_NEAR=U0600.AA22:10MM

PPVDD_CPU_SOC_SENSE AL31
(DIE SENSE)

PPVDD_GPU_SOC_SENSE
(DIE SENSE)

VDD_CPU
(10100MA)

VDD_GPU
(6800MA)

VDD_CPU_SENSE

VDD_GPU_SENSE

8

7

6

5

4

3

8

7

6

5

4

3

D

C

B


A

D

C


B

A





BOOT CONFIG ID

62 58 13 7 5 4 =PP1V8 SOC





BOOT_CONFIG[3:0]	MODE	S/W READ FLOW
0000	SPI	1. SET GPIO AS INPUT
0001	SPI W/TEST	2. DISABLE PU AND ENABLE PD
0010	NAND <- CURRENT SETTING	3. READ
0011	NAND W/TEST	

JTAG



BOARD ID

62 58 13 7 5 4 =PP1V8 SOC




BOARD_ID[3:0]	S/W READ FLOW
0000	MLB_A AP
0001	MLB_A DEV
0010	MLB_B AP
0011	MLB_B DEV
0100	MLB_C AP
0101	MLB_C DEV

1. SET GPIO AS INPUT
2. DISABLE PU AND ENABLE PD
3. READ

BOARD REVISION



GPIO_BRD_REV3, GPIO_BRD_REV2, GPIO_BRD_REV1, GPIO_BRD_REV0




BRD_REV[3:0]	S/W READ FLOW
0000	PROTO 0
0001	PROTO 0 + T2
0010	PROTO 1 + T2
0011	PROTO 1 + T1
0100	PROTO 1 + T1 + B0
0101	PROTO 2 + T2 + B0
0110	EVT + T2 + B0
0111	DVT + T2 + B1

1. SET GPIO AS INPUT
2. ENABLE PU AND DISABLE PD
3. READ


ALIASED NETS TO ALLOW BREAKING ON DEV BOARD



62 58 13 7 5 4 =PP1V8 SOC



SHORTING RESET TO TRST HERE SO THEY CAN BE SEPARATED ON DEV BOARD
 NOTE: WHEN USING A0 SOC
 STUFF R1535
 NOSTUFF R1536
 CHANGE R0620 TO 4.7K




SPEAKER AMPLIFIER

APN: 353S3445
TURN ON TIME: 3.5MS
TURN ON DELAY: ?MS

75HZ +/- XXX%

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC



D

D

C

C

B

B

A

8

7

6

5

4

3

8

7

6

5

4

3


2

1

OSCAR



APN 337S4416 (A1)


OSCAR VDDIO = 1.8V HIBERNATE (NEED TO WAKE HOST)
OSCAR CORE = 1.2V HIBERNATE (NEED TO RUN IN S2R)




GYRO

ACCELEROMETER





BUTTON CONNECTOR















FRONT CAMERA CONNECTOR

J65 CAMERA CONNECTOR

APN:MLB 516S0876

APN:FLEX 516S0869











CRITICAL
J2700
503548-1820
P-ST-SM



REAR CAMERA CONNECTOR

FLEX: 516S0974
MLB: 516S0973

CRITICAL
J2800
AA07-S022VA1
F-ST-SM



D

D

C

C

B

B

A

8

7

6


5

4

3

COMPASS

APN 338S1014





AP INTERFACE & DEBUG CONNECTOR

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.


PROBE POINTS

- PP3000 P4MM 1 BB_ERROR_FLAG 29 68
- PP3001 P4MM 1 SLEEP_CLK_32K 27 28 68
- PP3002 P4MM 1 PMIC_SSBI 27 28 68
- PP3003 P4MM 1 19P2M_MDM 27 28 68
- PP3008 P4MM 1 WTR_SSBI_TX_GPS 29 30
- PP3009 P4MM 1 WTR_SSBI_PXN_DRX 29 30
- PP3010 P4MM 1 WTR_RX_ON 29 30 68
- PP3011 P4MM 1 WTR_RF_ON 29 30 68
- PP3012 P4MM 1 UART_WLAN2BB_LTE_COEX 29 46
- PP3013 P4MM 1 UART_BB2WLAN_LTE_COEX 29 46

DEBUG CONNECTOR



BOOT OPTIONS	BOOT_CONFIG SW REGISTER VALUE	GPIO/BOOT_CONFIG CONFIGURATION							
		6	5	4	3	2	1	0	
BOOT_DEFAULT_OPTION	0X00	X	0	0	0	0	0	0	X
BOOT_NAND_OPTION	0X01	X	1	0	0	0	0	0	1
BOOT_HSI2_OPTION	0X02	X	1	0	0	0	0	1	0
BOOT_USB_OPTION	0X03	X	1	0	0	0	0	1	1
ENABLE SAHARA PROTOCOL	0X08	X	1	0	0	1	0	X	X



BASEBAND PMU (1 OF 2)

D

D


C

C

B

B

A



8

7

6

5

4

3


BASEBAND PMU (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




PA_ID	MAV VER
0.1V	8.7
0.3V	8.6
0.5V	8.5
1.1V	7.7
1.3V	7.6
1.5V	7.5

BOARD_ID	REVISION
0.7V	PROTO1
0.9V	PROTO2
1.1V	EVT1
1.3V	EVT2
1.5V	DVT
1.7V	PVT

BB GPIO_29	PRODUCT_ID
1 (1.8V)	JXX
0 (NC, PD)	NXX



PA THERMISTOR REMOVED TO MATCH N41, AP SECTION NEEDS ITS OWN THERMISTOR PLACED NEAR THE PA'S.



BASEBAND (1 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST

D

D

C






C

B

B


A

A



BASEBAND (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



D

D

C

C

B

B


A

A


RF TRANSCEIVER (1 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.


PRX TRANSCEIVER RF AND IQ PORTS




DRX TRANSCEIVER RF AND IQ PORTS



TRANSCEIVER GROUND CONNECTIONS



TRANSCEIVER PHASE CONTROL, TX RF & IQ PORTS



D

D

C

C

B


B

A

A

RF TRANSCEIVER (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




TRANSCEIVER POWER CONNECTIONS


U3600 WTR1605		SRM 4 OF 5	
PWR			
PP RF1 1V3 PRX FELO1	53	VDD_RF1_P_FELO	111 PP RF2 2V05 TX DA
PP RF1 1V3 PRX FELO2	42	VDD_RF1_P_FELO	VDD_RF1_T_DA
PP RF1 1V3 DRX LBLO	28	VDD_RF1_D_LBLO	117 PP RF1 1V3 TX UPCONVERTER
PP RF1 1V3 DRX FE	26	VDD_RF1_D_FE	VDD_RF1_T_LO
PP RF1 1V3 DRX MBLO	25	VDD_RF1_D_MBLO	116 PP RF1 1V3 TX LO
PP RF1 1V3 JAM DET	85	VDD_RF1_D_MBLO	VDD_RF2_T_BB
PP RF2 2V05 PRX BB	83	VDD_RF1_JDET	108 PP RF2 2V05 TX BB
PP RF2 2V05 DRX BB	44	VDD_RF2_P_BB	136 PP RF2 2V05 TX VCO
PP RF2 2V05 PRX VCO	67	VDD_RF2_P_BB	VDD_RF2_XO
PP RF1 1V3 PRX VCO	76	VDD_RF2_D_BB	127 PP RF2 2V05 XO FILT
PP RF1 1V3 PRX PLL	66	VDD_RF1_P_VCO	VDD_RF1_T_SYN
PP RF2 2V05 SHDR VCO	51	VDD_RF1_P_VCO	98 PP RF1 1V3 TX SYNTH
PP RF1 1V3 SHDR VCO	40	VDD_RF2_S_VCO	VDD_RF2_T_PLL
PP RF1 1V3 SHDR PLL	65	VDD_RF1_S_VCO	97 PP RF2 2V05 TX PLL
		VDD_RF1_G_LNA	24 PP RF1 1V3 GPS LNA
		VDD_RF1_P_PLL	37 PP RF1 1V3 GPS VCO
		VDD_RF2_S_VCO	55 PP RF1 1V3 GPS PLL
		VDD_RF1_G_PLL	31 PP RF1 1V3 GPS DIG
		VDD_RF1_G_BB	
		VDD_DIO	87 PP RF1 1V8 DIG

TRANSCEIVER TX AND RX MATCHING NETWORKS

TX MATCHING NETWORKS




RX MATCHING NETWORKS



SAW BANK


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

HB TX SAW BANK + B13/B17/B20 DP6T SWITCH AND MATCHING




BAND	V3=V2	V1
B3 TX	HIGH	X
B4 TX	LOW	X
B13 RX	HIGH	HIGH
B17 RX	HIGH	LOW
B20 RX	LOW	HIGH

LB TX SAW BANK



BAND 1/4 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA_BS	PA_ON_B1_B4	PA_R1
POWER DOWN	X	0	0	0
STANDBY	X	X	0	X
B4	HPM	0	1	0
B4	LPM	0	1	1
B1	HPM	1	1	0
B1	LPM	1	1	1

BAND 2/3 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA_BS	PA_ON_B2_B3	PA_R1
=====	=====	=====	=====	=====	=====	=====
POWER DOWN		X		0	0	0
STANDBY		X		X	0	X
B3		HPM		0	1	0
B3		LPM		0	1	1
B2		HPM		1	1	0
B2		LPM		1	1	1

BAND 20/7 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA_ON_B20	PA_R1
POWER DOWN	LPM	0	0
STANDBY	X	0	X
B20	HPM	1	0
B20	LPM	1	1

BAND 5 / 8 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA_BS	PA_ON_B5_B8	PA_R1
=====	=====	=====	=====	=====
POWER DOWN	X	0	0	0
STANDBY	X	X	0	X
B5	HPM	0	1	0
B5	LPM	0	1	1
B8	HPM	1	1	0
B8	LPM	1	1	1

BAND 13/17 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA POWER MODE	PA_BS	PA_ON_B13_B17	PA_R1
=====	=====	=====	=====	=====
POWER DOWN	X	0	0	0
STANDBY	X	X	0	X
B17	HPM	0	1	0
B17	LPM	0	1	1
B13	HPM	1	1	0
B13	LPM	1	1	1

PA DC/DC CONVERTER


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




2G FEM

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

2G FEM



RX DIVERSITY




NEED TO UPDATE

BAND	DRX_ASM_V4	DRX_ASM_V3	DRX_ASM_V2	DRX_ASM_V1
B1/B4	LOW	LOW	LOW	LOW
B2/25	LOW	HIGH	LOW	LOW
B3	HIGH	LOW	LOW	LOW
B5/6/18	LOW	LOW	HIGH	LOW
B8	LOW	LOW	LOW	HIGH
B13/17	LOW	HIGH	HIGH	HIGH
B20	LOW	HIGH	HIGH	LOW
OFF	LOW	LOW	HIGH	HIGH
SWITCH IS TERMINATED IN ALL OTHER POSSIBLE STATES				

B7 DIFF PAIR NET NAME TO BE UPDATED

GPS




D
C
B
A


8 7 6 5 4 3 2 1

ANTENNA FEEDS


DRX_ANT COAX




PRI_ANT COAX



SIM CARD FLEX CONN




SIM CARD ESD PROTECTION



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0130	377S0159	?	U5100	RDAR://PROBLEM/12840016

PROX SENSOR



WIFI/BT: MODULE

D

D


C

C


B


B

A



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0155	377S0104	?		RDAR: //PROBLEM/12840267





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0116	377S0108		DZ6160	RDAR:8370432
155S0320	155S0513		L6100,L6101	RDAR://PROBLEM/9625601
155S0741	155S0397		L6157	RDAR://PROBLEM/11238851

D

D

C

C

B

B

A

8

7

6

5

4

3

8


7

6


5

4

3



HOME BUTTON FILTERS



D

D

C

C

B

B

A

8

7


6

5

4

3

GRAPE CONNECTOR SUPPORT




LAYOUT NOTE:
PUT THERMAL VIAS AROUND U2300 IN CASE OF SHORTED CONDITION

CUMULUS C1 (CSP) IN MASTER-SLAVE CONFIG

MASTER CUMULUS

SLAVE CUMULUS





PINOUT MATCHES GRAPE_FLEX_DRIVE_ALT 0.1.0 1/8/13


PINOUT MATCHES GRAPE_FLEX_SENSE_ALT 0.1.0 1/8/13


CRITICAL

CRITICAL




EDP CONNECTOR SUPPORT























PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0644	155S0823	?		RDAR://PROBLEM/11282371

FL7500.L1920




MOSFET	FDMC6676BZ
CHANNEL	P-TYPE
RDS(ON)	27 MOHM @-4.5V
IMAX	6.9 A
VGS MAX	+/- 25V

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0339	128S0279	?	C8140, C8141	KDAR: //PROBLEN/8967213



NOTE: FOR NO BATTERY SITUATION

C8137 0201 OKAY IF GRAPE HAS EXT FET



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S1837	152S1789	?	L8225, L8255	RDAR://PROBLEM/13487208


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0399	197S0392	?	Y8200	RDAR://PROBLEM/9936684

OMIT_TABLE

LDO INPUTS






LDO OUTPUTS


LDO BYPASS



- VDD_LDO1_3_4
- VDD_LDO2
- VDD_LDO5
- VDD_LDO6
- VDD_LDO7
- VDD_LDO8
- VDD_LDO9
- VDD_LDO10
- VDD_LDO11
- VDD_LDO13
- WLED_LXA0
- WLED_LXA1
- WLED_LXA
- WLED_LXB0
- WLED_LXB1
- WLED_LXB
- XTAL1
- XTAL2

- VLD01 U19 (50MA; 2.5-3.3V)
- VLD02 A16 (100MA; 1.65-1.805V; BUCK3)
- VLD03 U18 (50MA; 2.5-3.3V)
- VLD04 T19 (50MA; 2.5-3.3V)
- VLD05 V9 (1000MA; 2.5-3.6V)
- VLD06 V10 (150MA; 2.5-3.6V)
- VLD07 V14 (300MA; 1.7-3.0V)
- VLD08 V15 (300MA; 1.7-3.0V)
- VLD09 A15 (300MA; 1.2-3.0V)
- VLD010 A17 (150MA; 0.6-1.3V)
- VLD011 V16 (300MA; 1.7-3.0V)
- VLD013 U17 (300MA; 1.7-3.0V)
- ON_BUF T10 (5MA; 1.8V; ON_BUFF)








PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
107S0150	107S0208	?		RDAR: //PROBLEM/8380367

R8327, R8328, R8329, R8324, R8325, R8326



THROTTLER



ADD A VIA PER PIN FOR ALL VSS_* AND VSSA_* PINS



DEBUG RESET ACCESS



POWER

SMT TEST FIXTURE TP

Table listing power test points including PPVDD CPU, PPVDD GPU, PPVDD SOC, PP1V8 S2R, PP1V8 SW1, PP1V8 SW2, PP1V8 SW3, PP1V8 SW4, PP1V2 S2R, PP1V2 SW1, PP1V2 SW2, PP3V3 S2R, PP3V3 SW, PP3V0 SPARE1, PP1V7 VA VCP, PP3V0 S2R SENSOR, PP3V0 ALS, PP3V3 ACC, PP3V0 S2R TRISTAR, PP3V0 S2R HALL, PP1V3 CAM, PP1V0 SOC, PP2V6 CAM AF, PP2V9 CAM, PP5V25 GRAPE, PPVCC MAIN, PPBATT VCC, PPVBUS USB DCIN, PP1V8 ALWAYS, PPLED OUT A, PPLED OUT B, PP6V0 LCM VROOST, PPBATT POS RC, PMU VCNTER, PPVBUS PROT, VBUS PROT G.

Table listing camera test points including PP1V2 CAM FRONT FILT, PP1V3 CAM REAR FILT, PP1V7 VCP, PP1V8 CAM FRONT FILT, PP1V8 CAM REAR FILT, PP1V8 DMIC FILT, PP1V8 GRAPE SW, PP1V8 COMP, PP2V6 CAM REAR AF FILT, PP2V9 AVDD CAM FRONT FILT, PP2V9 AVDD CAM REAR FILT, PP3V0 ALS FILT, PP3V0 HP ALS FILT, PP3V0 IO ALS FILT, PP3V0 S2R HALL FILT, PP3V0 GYRO, PP3V0 ACCEL, PP3V0 COMP, PP3V0 SENSOR PROX FILT, PP3V0 SENSOR PROX ADUX1049 FILT, PP3V0 SENSOR PROX AD7149 FILT, PP5V25 GRAPE, PPVCC MAIN LCD SW CONN, PPVCC MAIN LCD SW.

Table listing audio test points including PP1V8 COMP, PP2V6 CAM REAR AF FILT, PP2V9 AVDD CAM FRONT FILT, PP2V9 AVDD CAM REAR FILT, PP3V0 ALS FILT, PP3V0 HP ALS FILT, PP3V0 IO ALS FILT, PP3V0 S2R HALL FILT, PP3V0 GYRO, PP3V0 ACCEL, PP3V0 COMP, PP3V0 SENSOR PROX FILT, PP3V0 SENSOR PROX ADUX1049 FILT, PP3V0 SENSOR PROX AD7149 FILT, PP5V25 GRAPE, PPVCC MAIN LCD SW CONN, PPVCC MAIN LCD SW.

Table listing board temperature test points including PA NTC P, BOARD TEMP2 P, BOARD TEMP3 P, BOARD TEMP4 P, BOARD TEMP5 P, BOARD TEMP6 P, BOARD TEMP7 P, BOARD TEMP8 P.

Table listing USB test points including USB SOC N, USB SOC P.

Table listing camera test points including ISP0 CAM REAR CLK F, ISP0 CAM REAR SCL F, ISP0 CAM REAR SDA F, ISP0 CAM REAR SHUTDOWN L F, ISP1 CAM FRONT CLK F, ISP1 CAM FRONT SCL F, ISP1 CAM FRONT SDA F, ISP1 CAM FRONT SHUTDOWN L F.

Table listing NAND test points including FMI0 CR0 L.

Table listing display test points including I2C3 CAM ALS SCL IVB F, I2C3 CAM ALS SDA IVB F, I2C0 HP ALS SCL IVB FILT, I2C0 HP ALS SDA IVB FILT, I2C0 SCL IVB, I2C0 SDA IVB.

Table listing SIM test points including SIMCRD RST CONN, SIMCRD CLK CONN, SIMCRD IO CONN, SIM TRAY DETECT, PP LDO6 RUM IVB.

Table listing SIM test points including SIMCRD RST CONN, SIMCRD CLK CONN, SIMCRD IO CONN, SIM TRAY DETECT, PP LDO6 RUM IVB.

Table listing SIM test points including SIMCRD RST CONN, SIMCRD CLK CONN, SIMCRD IO CONN, SIM TRAY DETECT, PP LDO6 RUM IVB.

Table listing SIM test points including SIMCRD RST CONN, SIMCRD CLK CONN, SIMCRD IO CONN, SIM TRAY DETECT, PP LDO6 RUM IVB.

Table listing SIM test points including SIMCRD RST CONN, SIMCRD CLK CONN, SIMCRD IO CONN, SIM TRAY DETECT, PP LDO6 RUM IVB.

Table listing GPIO test points including GPIO CAM ALS2SOC IRO L F, GPIO FORCE DEFL, GPIO GRAPE2SOC IRO FILT L, GPIO SOC2BB RADIO ON L, GPIO SOC2BB RST L, GPIO SOC2GRAPE RESET FILT L, GPIO OSCAR RESET L, CLK 32K SOC2CUMULUS FILT, HP ALS IRO L CONN FILT.

Table listing PMU GPIO test points including PMU GPIO BB2PMU HOST WAKE, PMU GPIO BT REG ON R, PMU GPIO CLK 32K OSCAR, PMU GPIO CLK 32K WLAN R, PMU GPIO CODEC HS INT L.

Table listing battery test points including BATT SWI CONN, BATT NTC, E75 ACC DET CONN L, PPOUT E75 ACC ID1 CONN, PPOUT E75 ACC ID2 CONN, E75 DPAIR1 CONN P, E75 DPAIR1 CONN N, E75 DPAIR2 CONN P, E75 DPAIR2 CONN N, PPVBUS E75 USB CONN.

Table listing REEST JTAG/CONFIG test points including JTAG SOC SEL, JTAG SOC TCK, JTAG SOC TDI, TP JTAG SOC TDO, JTAG SOC TMS, JTAG SOC TRST L, SOC TESTMODE, RESET SOC L, PS HOLD PMIC.

Table listing audio test points including CONN HP HEADSET DET FILT, CONN HP HS3 FILT, CONN HP HS3 REF FILT, CONN HP HS3 FILT, CONN HP HS4 REF FILT, CONN HP HS4 FILT, CONN HP HS4 REF FILT, CONN HP LEFT FILT, CONN HP RIGHT FILT, SPKRAMP L1 OUT N, SPKRAMP L1 OUT P, SPKRAMP R1 OUT N, SPKRAMP R1 OUT P, SPKRAMP L2 OUT N, SPKRAMP L2 OUT P, SPKRAMP R2 OUT N, SPKRAMP R2 OUT P.

Table listing audio test points including LEFT CH OUT P, LEFT CH OUT N, RIGHT CH OUT P, RIGHT CH OUT N, AN3P, AN3N, GND AUDIO CODEC, DMIC1 FF SCLK FILT, DMIC1 FF SD FILT, L81 SPEAKER VO.

Table listing audio test points including LEFT CH OUT P, LEFT CH OUT N, RIGHT CH OUT P, RIGHT CH OUT N, AN3P, AN3N, GND AUDIO CODEC, DMIC1 FF SCLK FILT, DMIC1 FF SD FILT, L81 SPEAKER VO.

Table listing audio test points including LEFT CH OUT P, LEFT CH OUT N, RIGHT CH OUT P, RIGHT CH OUT N, AN3P, AN3N, GND AUDIO CODEC, DMIC1 FF SCLK FILT, DMIC1 FF SD FILT, L81 SPEAKER VO.

Table listing audio test points including LEFT CH OUT P, LEFT CH OUT N, RIGHT CH OUT P, RIGHT CH OUT N, AN3P, AN3N, GND AUDIO CODEC, DMIC1 FF SCLK FILT, DMIC1 FF SD FILT, L81 SPEAKER VO.

Table listing audio test points including LEFT CH OUT P, LEFT CH OUT N, RIGHT CH OUT P, RIGHT CH OUT N, AN3P, AN3N, GND AUDIO CODEC, DMIC1 FF SCLK FILT, DMIC1 FF SD FILT, L81 SPEAKER VO.

Table listing UART test points including UART0 SOC RXD, UART0 SOC TXD.

Table listing UART test points including UART0 SOC RXD, UART0 SOC TXD.

Table listing UART test points including UART0 SOC RXD, UART0 SOC TXD.

Table listing UART test points including UART0 SOC RXD, UART0 SOC TXD.

Table listing UART test points including UART0 SOC RXD, UART0 SOC TXD.

Table listing UART test points including UART0 SOC RXD, UART0 SOC TXD.

Table listing UART test points including UART0 SOC RXD, UART0 SOC TXD.

Table listing backlight test points including PPLED BACK REG A, LED IO 1 A, LED IO 2 A, LED IO 3 A, LED IO 4 A, LED IO 5 A, LED IO 6 A, PPLED BACK REG B, LED IO 1 B, LED IO 2 B, LED IO 3 B, LED IO 4 B, LED IO 5 B, LED IO 6 B.

Table listing backlight test points including PPLED BACK REG A, LED IO 1 A, LED IO 2 A, LED IO 3 A, LED IO 4 A, LED IO 5 A, LED IO 6 A, PPLED BACK REG B, LED IO 1 B, LED IO 2 B, LED IO 3 B, LED IO 4 B, LED IO 5 B, LED IO 6 B.

Table listing battery test points including BATT SWI CONN, BATT NTC, E75 ACC DET CONN L, PPOUT E75 ACC ID1 CONN, PPOUT E75 ACC ID2 CONN, E75 DPAIR1 CONN P, E75 DPAIR1 CONN N, E75 DPAIR2 CONN P, E75 DPAIR2 CONN N, PPVBUS E75 USB CONN.

Table listing REEST JTAG/CONFIG test points including JTAG SOC SEL, JTAG SOC TCK, JTAG SOC TDI, TP JTAG SOC TDO, JTAG SOC TMS, JTAG SOC TRST L, SOC TESTMODE, RESET SOC L, PS HOLD PMIC.

Table listing REEST JTAG/CONFIG test points including JTAG SOC SEL, JTAG SOC TCK, JTAG SOC TDI, TP JTAG SOC TDO, JTAG SOC TMS, JTAG SOC TRST L, SOC TESTMODE, RESET SOC L, PS HOLD PMIC.

Table listing buttons test points including GPIO BTN ONOFF L FILT, GPIO BTN HOME L, GPIO BTN VOL UP L FILT, GPIO BTN VOL DOWN L FILT, GPIO BTN SRL L FILT.

Table listing buttons test points including GPIO BTN ONOFF L FILT, GPIO BTN HOME L, GPIO BTN VOL UP L FILT, GPIO BTN VOL DOWN L FILT, GPIO BTN SRL L FILT.

Table listing buttons test points including GPIO BTN ONOFF L FILT, GPIO BTN HOME L, GPIO BTN VOL UP L FILT, GPIO BTN VOL DOWN L FILT, GPIO BTN SRL L FILT.

Table listing buttons test points including GPIO BTN ONOFF L FILT, GPIO BTN HOME L, GPIO BTN VOL UP L FILT, GPIO BTN VOL DOWN L FILT, GPIO BTN SRL L FILT.

Table listing USB test points including USB SOC N, USB SOC P.

Table listing camera test points including ISP0 CAM REAR CLK F, ISP0 CAM REAR SCL F, ISP0 CAM REAR SDA F, ISP0 CAM REAR SHUTDOWN L F, ISP1 CAM FRONT CLK F, ISP1 CAM FRONT SCL F, ISP1 CAM FRONT SDA F, ISP1 CAM FRONT SHUTDOWN L F.

Table listing NAND test points including FMI0 CR0 L.


Table listing display test points including I2C3 CAM ALS SCL IVB F, I2C3 CAM ALS SDA IVB F, I2C0 HP ALS SCL IVB FILT, I2C0 HP ALS SDA IVB FILT, I2C0 SCL IVB, I2C0 SDA IVB.

Table listing SIM test points including SIMCRD RST CONN, SIMCRD CLK CONN, SIMCRD IO CONN, SIM TRAY DETECT, PP LDO6 RUM IVB.

Table listing SIM test points including SIMCRD RST CONN, SIMCRD CLK CONN, SIMCRD IO CONN, SIM TRAY DETECT, PP LDO6 RUM IVB.

PLATED THROUGH HOLES

DRILL SIZE: 1.1MM X 0.4MM
PLATING SIZE: 1.4MM X 0.7MM



FOREHEAD B2B STANDOFFS

STD9300
STDOFF-3.3X1.17H-SM-1



STD9301
STDOFF-3.3X1.8R1.17H-SM-1




STD9302
STDOFF-3.3X1.8R1.02H-SM




NOTE: BOTTOM OF FOREHEAD

GRAPE AND DISPLAY B2B STANDOFFS


STD9305
STDOFF-3.3X1.8R1.17H-SM-1



STD9306
STDOFF-3.3X1.8R1.17H-SM-1



STD9307
STDOFF-3.3X1.8R1.17H-SM-1



RF FIXTURE

FID9300
FID 0P55M1P0SQ-NSP



FID9301
FID 0P55M1P0SQ-NSP




FID9302
FID 0P55M1P0SQ-NSP



FID9303
FID 0P55M1P0SQ-NSP



FID9304
FID 0P55M1P0SQ-NSP



FID9305
FID 0P55M1P0SQ-NSP

Table listing RF fixture test points including E75 DPAIR1 CONN N, E75 DPAIR1 CONN P, E75 DPAIR2 CONN N, E75 DPAIR2 CONN P, PPOUT E75 ACC ID1 CONN, PPOUT E75 ACC ID2 CONN, E75 ACC DET CONN L, BATT NTC.

TEST POINT RULES:
CENTER TO CENTER SPACING >= 1MM
DIAMETER >= 0.5MM
EDGE TO SHIELD >= 0.55MM

EE CHARACTERIZATION TP

FOR FRANK (SEG)

NAND

Table of NAND test points including PP9460, PP9461, PP9440, PP9441, PP9442, PP9443, PP9450, PP9451, PP9452, and TP GPIO DFU STATUS.

CAMERA

Table of CAMERA test points including MIP10C CAM FRONT CLK P, MIP10C CAM FRONT CLK N, MIP10C CAM FRONT DATA P<0>, MIP10C CAM REAR CLK P, MIP10C CAM REAR CLK N, and MIP10C CAM REAR DATA P<0>.

HIGH SPEED, NO TEST

Table of HIGH SPEED, NO TEST test points including DDR0 CA<0..9>, DDR0 CK P, DDR0 CK N, DDR0 CA<0..9>, DDR0 CKE<0..1>, DDR0 CSN<0..1>, DDR0 DM<0..3>, DDR0 DQ<0..31>, DDR0 DOS P<0..3>, DDR0 DOS N<0..3>, DDR1 CA<0..9>, DDR1 CK P, DDR1 CK N, DDR1 CA<0..9>, DDR1 CKE<0..1>, DDR1 CSN<0..1>, DDR1 DM<0..3>, DDR1 DQ<0..31>, DDR1 DOS P<0..3>, and DDR1 DOS N<0..3>.

DRAM

Table of DRAM test points including NEAR DRAM (PP9410-PP9419) and NEAR SOC (PP9435-PP9437).

POWER, NO TEST

Table of POWER, NO TEST test points including PP6V0 LCM HI, SW CHGA, WLED LX A, WLED LX B, L81 PVCP, L81 NVCP, CHARGE PUMP OUTPUTS (L81 FLYC, L81 FLYN, L81 FLYP), THROTTLER OUT, UVLO COMP NEG, UVLO COMP POS, UVLO COMP REF, and VCC MAIN UVLO SENSE.

GRAPE

Table of GRAPE test points including TP JTAG CUMULUS M TCK, TP JTAG CUMULUS M TDI, TP JTAG CUMULUS M TMS, TP JTAG CUMULUS M TDO, DISPLAY SYNC, CUMULUS MS CK, CUMULUS MS SD, GPIO GRAPE2SOC IRO L, GPIO SOC2GRAPE RESET L, CLK 32K SOC2CUMULUS, SPI2 GRAPE MOSI, SPI2 GRAPE MISO, SPI2 GRAPE SCLK, SPI2 GRAPE CS L, TP CUMULUS S H CS L, TP CUMULUS S H SCLK, TP CUMULUS S H SDI, TP CUMULUS S H SDO, =PP5V25 GRAPE, and PP1V8 GRAPE SW.

AUDIO

Table of AUDIO test point: L81 DMIC1 FF SD.

NO TEST DUE TO LAYOUT

Table of NO TEST DUE TO LAYOUT test points including I2C3 TP AT ALS FILTER SIDE (I2C3 SCL 1V8, I2C3 SDA 1V8), MAX98304 L1 IN N, MAX98304 L1 IN P, MAX98304 R1 IN N, MAX98304 R1 IN P, MAX98304 L2 IN N, MAX98304 L2 IN P, MAX98304 R2 IN N, MAX98304 R2 IN P, and GPIO BTN HOME CONN R L.

NO TEST ON PROX

Table of NO TEST ON PROX test points including PROX AD7149 CIN5, PROX AD7149 CIN7, PROX AD7149 CIN9, PROX AD7149 CIN7 FILT, PROX AD7149 CIN9 FILT, PROX AD7149 CIN7 CONN, PROX AD7149 CIN9 CONN, PROX AD7149 ACSHIELD CONN, PROX AD7149 BIAS, ACSHIELD SB, ACSS SB, and PROX AD7149 GPIO.

WIFI

Table of WIFI test points including JTAG WLAN TMS TX BLANK, TP JTAG WLAN TCK, JTAG WLAN TDI OSCAR A, JTAG WLAN TDO OSCAR B, TP JTAG WLAN TRST L, JTAG WLAN SEL, UART2 SOC2WLAN TX R, UART2 WLAN2SOC TX R, UART WLAN2BB LTE COEX R, =PP3V3 S2R WIFI PA, HSI1 SOC2WLAN HOST RDY R, HSI1 WLAN2SOC DEVICE RDY, and HSI1 WLAN2SOC REMOTE WAKE.

Table of HSI1 WLAN DATA test points including PP9480, PP9481, PP9482, and PP9483.


Table of PMU GPIO WLAN REG ON, PMU GPIO BT REG ON, and GPIO BT WAKE test points.

BASEBAND

Table of BASEBAND test points including BB JTAG TMS, BB JTAG TCK, BB JTAG TDI, BB JTAG TDO, BB JTAG TRST L, USB BB DEBUG P, USB BB DEBUG N, DEBUG_RST L, and PMU GPIO BB VBUS DET.

Table of HSI2 BB DATA test points including PP9485, PP9486, PP9487, and PP9488.

POWER CONNECTIONS



Clock Signal Constraints

Table with 7 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET, NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes rows for CLK_50S and CLK.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for CLK_50S and CLK signals.

UART

Table with 7 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET, NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes rows for UART_50S and UART.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for various UART signals like UART0 SOC RXD, TXD, etc.

I2S

Table with 7 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET, NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes rows for I2S_50S and I2S.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for I2S signals like I2S0 CODEC ASP MCK R, I2S1 CODEC XSP BCLK, etc.

DWI

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes row for DWI.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for DWI signals like DWI AP CLK, NC DWI AP DI, DWI AP DO.

I2C

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes row for I2C_50S.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes row for I2C.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for I2C signals like I2C0 SDA 1V8, I2C1 SOC2OSCAR SWDCLK 1V8, etc.

SPI

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes row for SPI_50S.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes row for SPI.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for SPI signals like SPI3 CODEC MISO, SPI2 GRAPE MISO, etc.

JTAG

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes row for JTAG.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for JTAG signals like JTAG SOC TCK, JTAG SOC TMS, etc.

USB

Table with 7 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET, NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes row for USB_90D.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for USB signals like USB SOC P, USB SOC N, etc.

HSIC

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Includes row for HSIC.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Includes rows for HSIC and HSIC_RDY.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for HSIC signals like HSIC1 WLAN DATA, HSIC2 BB DATA, etc.

MIPI

Table with 4 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET, NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MIPI_90D and MIPI1C.

Large table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various MIPI signals like MIPI0C_CAM_REAR_CLK_P, MIPI1C_CAM_FRONT_CLK_P, etc.

BACKLIGHT

Table with 4 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET, NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include LED and LEDB.

Table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists LED signals like LED IO1 A R, LED IO1 B R, etc.

AUDIO/SPEAKER

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include AUDIO.

Table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists audio signals like SPKR_DIFF, SPKR_R1_VSNS_P, etc.

XTAL

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes CRYSTAL.

Table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists crystal signals like XTAL SOC 24M I, XTAL SOC 24M O, etc.

EMBEDDED DISPLAYPORT

Table with 4 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET, NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include EDP_90D and EDP_50S.

Table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists EDP signals like EDP_AUX_P, EDP_DATA_P<0>, etc.

TEMP SENSORS

Table with 4 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET, NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes BOARD_TEMP.

Table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists temperature sensor signals like BOARD_TEMP, BOARD_TEMP2_P, etc.

GRAPE

Table with 4 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET, NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes GRAPE.

Table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists grape signals like MT_PANEL_IN<0..29>, MT_PANEL_OUT<0..39>.

D

C

B

A

D

C

B

DEV

DDR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_50S	*	DRAM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR	*	*	3:1_SPACING

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_90D	*	DRAM_DIFF

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
8000	DDR_50S	DDR	DDR0_CA<0>	8 12 61
8001	DDR_50S	DDR	DDR0_CA<9...1>	8 12 61
8002	DDR_50S	DDR	DDR0_DM<3...0>	8 12 61
8003	DDR_90D	DDR	DDR0_CK_P	8 12 61
8004	DDR_90D	DDR	DDR0_CK_N	8 12 61
8005	DDR_50S	DDR	DDR0_CKE<1...0>	8 12 61
8006	DDR_50S	DDR	DDR0_CSN<1...0>	8 12 61
8007		DDR	DDR0_CA_ZQ_SOC	8
8008		DDR	DDR0_DO_ZQ_SOC	8
8009		DDR	DDR0_ZQ_DRAM	12
8010	DDR_50S	DDR	DDR0_DQ<1...0>	8 12 61
8011	DDR_50S	DDR	DDR0_DQ<2>	8 12 61
8012	DDR_50S	DDR	DDR0_DQ<7...3>	8 12 61
8013	DDR_90D	DDR	DDR0_DQS_P<0>	8 12 61
8014	DDR_90D	DDR	DDR0_DQS_N<0>	8 12 61
8015	DDR_50S	DDR	DDR0_DQ<15...8>	8 12 61
8016	DDR_90D	DDR	DDR0_DQS_P<1>	8 12 61
8017	DDR_90D	DDR	DDR0_DQS_N<1>	8 12 61
8018	DDR_50S	DDR	DDR0_DQ<23...16>	8 12 61
8019	DDR_90D	DDR	DDR0_DQS_P<2>	8 12 61
8020	DDR_90D	DDR	DDR0_DQS_N<2>	8 12 61
8021	DDR_50S	DDR	DDR0_DQ<27...25>	8 12 61
8022	DDR_50S	DDR	DDR0_DQ<28>	8 12 61
8023	DDR_50S	DDR	DDR0_DQ<31...29>	8 12 61
8024	DDR_90D	DDR	DDR0_DQS_P<3>	8 12 61
8025	DDR_90D	DDR	DDR0_DQS_N<3>	8 12 61
8026	DDR_50S	DDR	DDR1_CA<3...0>	8 12 61
8027	DDR_50S	DDR	DDR1_CA<9...4>	8 12 61
8028	DDR_50S	DDR	DDR1_DM<3...0>	8 12 61
8029	DDR_90D	DDR	DDR1_CK_P	8 12 61
8030	DDR_90D	DDR	DDR1_CK_N	8 12 61
8031	DDR_50S	DDR	DDR1_CKE<1...0>	8 12 61
8032	DDR_50S	DDR	DDR1_CSN<0>	8 12 61
8033	DDR_50S	DDR	DDR1_CSN<1>	8 12 61
8034		DDR	DDR1_CA_ZQ_SOC	8
8035		DDR	DDR1_DO_ZQ_SOC	8
8036		DDR	DDR1_ZQ_DRAM	12
8037	DDR_50S	DDR	DDR1_DQ<7...0>	8 12 61
8038	DDR_90D	DDR	DDR1_DQS_P<0>	8 12 61
8039	DDR_90D	DDR	DDR1_DQS_N<0>	8 12 61
8040	DDR_50S	DDR	DDR1_DQ<15...8>	8 12 61
8041	DDR_90D	DDR	DDR1_DQS_P<1>	8 12 61
8042	DDR_90D	DDR	DDR1_DQS_N<1>	8 12 61
8043	DDR_50S	DDR	DDR1_DQ<23...16>	8 12 61
8044	DDR_90D	DDR	DDR1_DQS_P<2>	8 12 61
8045	DDR_90D	DDR	DDR1_DQS_N<2>	8 12 61
8046	DDR_50S	DDR	DDR1_DQ<31...24>	8 12 61
8047	DDR_90D	DDR	DDR1_DQS_P<3>	8 12 61
8048	DDR_90D	DDR	DDR1_DQS_N<3>	8 12 61

VREF (DDR/FMI)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING

VOLTAGE	NET_TYPE			
	PHYSICAL	SPACING		
8049	0.6V	PP_PWR	PPVREF_DDR0_CA_SOC	8
8050	0.6V	PP_PWR	PPVREF_DDR0_DO_SOC	8
8051	0.6V	PP_PWR	PPVREF_DDR1_CA_SOC	8
8052	0.6V	PP_PWR	PPVREF_DDR1_DO_SOC	8
8053	0.6V	PP_PWR	PPVREF_DDR0_CA_DRAM	12
8054	0.6V	PP_PWR	PPVREF_DDR0_DO_DRAM	12
8055	0.6V	PP_PWR	PPVREF_DDR1_CA_DRAM	12
8056	0.6V	PP_PWR	PPVREF_DDR1_DO_DRAM	12
8057	0.9V	PP_PWR	PPVREF_FMI_SOC	6 61
8058	0.9V	PP_PWR	PPVREF_FMI_NAND	14 61

NAND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
NAND_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
NAND	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	PHYSICAL	SPACING			
8059	FMI0_AD_CTRL_PP	NAND_50S	NAND	FMI0_AD<0>	6 14 61
8060	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<1>	6 14 61
8061	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<2>	6 14 61
8062	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<3>	6 14 61
8063	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<4>	6 14 61
8064	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<5>	6 14 61
8065	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<6>	6 14 61
8066	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_AD<7>	6 14 61
8067	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_ALE	6 14 61
8068	FMI0_CE	NAND_50S	NAND	FMI0_CEO_L	6 14 60 61
8069	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_CLE	6 14 61
8070	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_DQS	6 14 61
8071	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_RE_L	6 14 61
8072	FMI0_AD_CTRL	NAND_50S	NAND	FMI0_WE_L	6 14 61
8073	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<0>	6 14 61
8074	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<1>	6 14
8075	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<2>	6 14
8076	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<3>	6 14
8077	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<4>	6 14
8078	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<5>	6 14
8079	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<6>	6 14
8080	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_AD<7>	6 14
8081	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_ALE	6 14 61
8082	FMI1_CE	NAND_50S	NAND	FMI1_CEO_L	6 14 61
8083	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_CLE	6 14 61
8084	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_DQS	6 14 61
8085	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_RE_L	6 14 61
8086	FMI1_AD_CTRL	NAND_50S	NAND	FMI1_WE_L	6 14 61

NAND DEV

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
8087	NAND_50S	NAND	FMI0_AD_BUF<0>	
8088	NAND_50S	NAND	FMI0_AD_BUF<1>	
8089	NAND_50S	NAND	FMI0_AD_BUF<2>	
8090	NAND_50S	NAND	FMI0_AD_BUF<3>	
8091	NAND_50S	NAND	FMI0_AD_BUF<4>	
8092	NAND_50S	NAND	FMI0_AD_BUF<5>	
8093	NAND_50S	NAND	FMI0_AD_BUF<6>	
8094	NAND_50S	NAND	FMI0_AD_BUF<7>	
8095	NAND_50S	NAND	FMI0_ALE_BUF	
8096	NAND_50S	NAND	FMI0_CEO_BUF_L	
8097	NAND_50S	NAND	FMI0_CLE_BUF	
8098	NAND_50S	NAND	FMI0_DQS_BUF	
8099	NAND_50S	NAND	FMI0_DQSN_BUF	
8100	NAND_50S	NAND	FMI0_REP_BUF	
8101	NAND_50S	NAND	FMI0_RE_BUF_L	
8102	NAND_50S	NAND	FMI0_WE_BUF_L	
8103	NAND_50S	NAND	FMI1_AD_BUF<0>	
8104	NAND_50S	NAND	FMI1_AD_BUF<1>	
8105	NAND_50S	NAND	FMI1_AD_BUF<2>	
8106	NAND_50S	NAND	FMI1_AD_BUF<3>	
8107	NAND_50S	NAND	FMI1_AD_BUF<4>	
8108	NAND_50S	NAND	FMI1_AD_BUF<5>	
8109	NAND_50S	NAND	FMI1_AD_BUF<6>	
8110	NAND_50S	NAND	FMI1_AD_BUF<7>	
8111	NAND_50S	NAND	FMI1_ALE_BUF	
8112	NAND_50S	NAND	FMI1_CEO_BUF_L	
8113	NAND_50S	NAND	FMI1_CLE_BUF	
8114	NAND_50S	NAND	FMI1_DQS_BUF	
8115	NAND_50S	NAND	FMI1_DQSN_BUF	
8116	NAND_50S	NAND	FMI1_REP_BUF	
8117	NAND_50S	NAND	FMI1_RE_BUF_L	
8118	NAND_50S	NAND	FMI1_WE_BUF_L	

8

7

6

5

4

3

PWR

VOLTAGE	NET_TYPE		
	PHYSICAL	SPACING	
BUCKS			
4.7V	PP_EWR	DWR	BUCK0 LX0
4.7V	PP_EWR	DWR	BUCK0 LX1
4.7V	PP_EWR	DWR	BUCK0 LX2
4.7V	PP_EWR	DWR	BUCK0 LX3
1.1V	PP_EWR	DWR	BUCK0 FB
4.7V	PP_EWR	DWR	BUCK1 LX0
4.7V	PP_EWR	DWR	BUCK1 LX1
4.7V	PP_EWR	DWR	BUCK1 LX2
1.1V	PP_EWR	DWR	BUCK1 FB
4.7V	PP_EWR	DWR	BUCK2 LX0
1.0V	PP_EWR	DWR	BUCK2 FB
4.7V	PP_EWR	DWR	BUCK3 LX0
1.8V	PP_EWR	DWR	BUCK3 FB
4.7V	PP_EWR	DWR	BUCK4 LX0
1.2V	PP_EWR	DWR	BUCK4 FB
4.7V	PP_EWR	DWR	BUCK5 LX0
1.0V	PP_EWR	DWR	BUCK5 FB
4.7V	PP_EWR	DWR	BUCK6 LX0
3.3V	PP_EWR	DWR	BUCK6 FB
RAILS			
1.1V	PP_EWR	DWR	PPVDD CPU
1.1V	PP_EWR	DWR	PPVDD GPU
1.0V	PP_EWR	DWR	PPVDD SOC
1.8V	PP_EWR	DWR	PP1V8 S2R
1.8V	PP_EWR	DWR	PP1V8 SW1
1.8V	PP_EWR	DWR	PP1V8 SW1 FOREHEAD
1.8V	PP_EWR	DWR	PP1V8 EXT SW
1.8V	PP_EWR	DWR	PP1V8 SW2
1.8V	PP_EWR	DWR	PP1V8 S2R_SW3
1.8V	PP_EWR	DWR	PP1V8 S2R_SW3_COMP
1.2V	PP_EWR	DWR	PP1V2 S2R
1.2V	PP_EWR	DWR	PP1V2 SW1
1.2V	PP_EWR	DWR	PP1V2 S2R_SW2
3.3V	PP_EWR	DWR	PPVDD SRAM
3.3V	PP_EWR	DWR	PP3V3 S2R
3.3V	PP_EWR	DWR	PP3V3_SW
LDOS			
3.0V	PP_EWR	DWR	PP3V0 SPARE1
1.7V	PP_EWR	DWR	PP1V7 VA_VCP
3.0V	PP_EWR	DWR	PP3V0 S2R SENSOR
3.0V	PP_EWR	DWR	PP3V0 ALS
3.0V	PP_EWR	DWR	PP3V0 UVLO
3.3V	PP_EWR	DWR	PP3V3 ACC
3.0V	PP_EWR	DWR	PP3V0 S2R TRISTAR
3.0V	PP_EWR	DWR	PP3V0 S2R HALL
1.3V	PP_EWR	DWR	PP1V3 CAM
1.0V	PP_EWR	DWR	PP1V0 SOC
2.6V	PP_EWR	DWR	PP2V6 CAM AF
2.9V	PP_EWR	DWR	PP2V9 CAM
5.25V	PP_EWR	DWR	PP5V25 GRAPE
INPUT/MAIN/ALWAYS			
4.7V	PP_EWR	DWR	PPVCC MAIN
4.7V	PP_EWR	DWR	PPBATT VCC
6.0V	PP_EWR	DWR	PPVBUS USB DCIN
1.8V	PP_EWR	DWR	PP1V8 ALWAYS
4.7V	PP_EWR	DWR	PPBATT AUDIO AMP
PMU			
20.4V	PP_EWR	DWR	WLED LX B
20.4V	PP_EWR	DWR	WLED LX A
20.4V	PP_EWR	DWR	PPLED OUT A
20.4V	PP_EWR	DWR	PPLED OUT B
20.4V	PP_EWR	DWR	PPLED BACK REG A
20.4V	PP_EWR	DWR	PPLED BACK REG B
6.0V	PP_EWR	DWR	PP6V0 LCM VBOOST
6.0V	PP_EWR	DWR	PPVBUS PROT
6.0V	PP_EWR	DWR	PMU VCENTER
6.0V	PP_EWR	DWR	PP6V0 LCM HI
20.4V	PP_EWR	DWR	LCM LX
4.7V	PP_EWR	DWR	SW CHGA
6.0V	PP_EWR	DWR	USB VBUS DETECT
6.0V	PP_EWR	DWR	USB VBUS DETECT R
6.0V	PP_EWR	DWR	PMU GPIO_BB_VBUS_DET

VOLTAGE	NET_TYPE		
	PHYSICAL	SPACING	
1.8V	PP_EWR	DWR	PP1V8 PLL SOC F
1.8V	PP_EWR	DWR	PP1V8 EDP_AVDD_AUX
0.4V	PP_EWR	DWR	TP_PP0V4_MIP10D
0.4V	PP_EWR	DWR	TP_PP0V4_MIP11D
1.8V	PP_EWR	DWR	PP1V8 XTAL
1.8V	PP_EWR	DWR	PP1V8_VDD_ANA_TMSADC
1.2V	PP_EWR	DWR	PPVDDI NAND
1.8V	PP_EWR	DWR	PP1V8_DMIC_FILT
3.0V	PP_EWR	DWR	PP3V0_HP_ALS_FILT
8.75V	PP_EWR	DWR	SPKR_L1_SWITCH
8.75V	PP_EWR	DWR	SPKR_R1_SWITCH
1.8V	PP_EWR	DWR	PPDVDD_SPKRAMP
1.7V	PP_EWR	DWR	PP1V7_VCP
4.2V	PP_EWR	DWR	PPVCC_VPROG_CP
4.2V	PP_EWR	DWR	PPVCC_VPROG_MB
4.2V	PP_EWR	DWR	PPVCC_VPROG_MB_F
4.7V	PP_EWR	DWR	PPVCC_MAIN_LCD_SW
4.7V	PP_EWR	DWR	PPVCC_MAIN_LCD_SW_CONN
4.7V	PP_EWR	DWR	PPVCC_MAIN_GRAPE_FILT
5.25V	PP_EWR	DWR	PP5V25_GRAPE_FILT
1.8V	PP_EWR	DWR	PP1V8_GRAPE_SW
1.8V	PP_EWR	DWR	PP1V8_GRAPE_FILT
3.0V	PP_EWR	DWR	PP3V0_GYRO
3.0V	PP_EWR	DWR	PP3V0_ACCEL
3.0V	PP_EWR	DWR	PP3V0_S2R_HALL_FILT
1.2V	PP_EWR	DWR	PP1V2_CAM_FRONT_FILT
1.8V	PP_EWR	DWR	PP1V8_CAM_FRONT_FILT
2.9V	PP_EWR	DWR	PP2V9_AVDD_CAM_FRONT_FILT
3.0V	PP_EWR	DWR	PP3V0_ALS_FILT
2.6V	PP_EWR	DWR	PP2V6_CAM_REAR_AF_FILT
1.28V	PP_EWR	DWR	PP1V3_CAM_REAR_FILT
1.8V	PP_EWR	DWR	PP1V8_CAM_REAR_FILT
1.28V	PP_EWR	DWR	PP1V3_CAM_REAR
2.8V	PP_EWR	DWR	PP2V9_AVDD_CAM_REAR_FILT
3.0V	PP_EWR	DWR	PP3V0_COMP
1.8V	PP_EWR	DWR	PP1V8_COMP
3.0V	PP_EWR	DWR	PP3V0_SENSOR_PROX_FILT
3.0V	PP_EWR	DWR	PP3V0_SENSOR_PROX_ADUX1049_FILT
3.0V	PP_EWR	DWR	PPAVDD_SENSOR_PROX_ADUX1049
3.0V	PP_EWR	DWR	PP3V0_SENSOR_PROX_AD7149_FILT
6.0V	PP_EWR	DWR	PPVBUS_E75_USB_CONN
3.3V	PP_EWR	DWR	PPOUT_E75_ACC_ID1_CONN
3.3V	PP_EWR	DWR	PPOUT_E75_ACC_ID2_CONN
3.3V	PP_EWR	DWR	PPOUT_E75_ACC_ID1
3.3V	PP_EWR	DWR	PPOUT_E75_ACC_ID2
3.0V	PP_EWR	DWR	PP3V0_IO_ALS_FILT
	ANLG	ANLG	BATT_NTC
	ANLG	ANLG	BATT_SNS
	ANLG	ANLG	BATT_SNS_R

GND

VOLTAGE	NET_TYPE		
	PHYSICAL	SPACING	
GND	MAX_LINE_WIDTH=0.6MM	GND	GND_AUDIO_CODEC
GND	MAX_LINE_WIDTH=0.6MM	GND	GND_AVDD_CAM_FRONT
GND	MAX_LINE_WIDTH=0.6MM	GND	GND_PP1V8_CAM_FRONT
GND	MAX_LINE_WIDTH=0.6MM	GND	GND_PP2V9_CAM_FRONT
GND	MAX_LINE_WIDTH=0.6MM	GND	GND_COMP
GND	MAX_LINE_WIDTH=0.6MM	GND	GND_PMU
GND	MAX_LINE_WIDTH=0.6MM	GND	GND_SPKR_AMP_L1
GND	MAX_LINE_WIDTH=0.6MM	GND	GND_SPKR_AMP_L2
GND	MAX_LINE_WIDTH=0.6MM	GND	GND_SPKR_AMP_R1
GND	MAX_LINE_WIDTH=0.6MM	GND	GND_SPKR_AMP_R2

RST

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RST	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
RST		RST	BB_TRST_L
RST		RST	DBG_RST
RST		RST	DEBUG_RST_L
RST		RST	GSM_TXBURST_IND
RST		RST	RST_AP_1V8_L
RST		RST	RESET_SOC_L
RST		RST	GPIO_SOC2BB_RST_L
RST		RST	RST_BB_PMU_L
RST		RST	RST_BT_L
RST		RST	RST_DET_L
RST		RST	GPIO_SOC2GRAPE_RESET_L
RST		RST	PMU_GPIO_CODECS_RST_L
RST		RST	TS2PMU_RESET_IN
RST		RST	GPIO_BB2SOC_RESET_DET_L
RST		RST	SIMCRD_RST
RST		RST	WDOG_SOC
RST		RST	WDOG_SOC2PMU_RESET_IN
RST		RST	GPIO_OSCAR_RESET_L
RST		RST	ISP1_CAM_FRONT_SHUTDOWN_L
RST		RST	ISP0_CAM_REAR_SHUTDOWN_L
RST		RST	ISP1_CAM_FRONT_SHUTDOWN_L_F
RST		RST	ISP0_CAM_REAR_SHUTDOWN_L_F
RST		RST	PMU_GPIO_PMI2BBPMU_RST_L
RST		RST	PMU_GPIO_PMI2BBPMU_RST_R_L
RST		RST	JTAG_AP_TRST_L
RST		RST	GPIO_BB_RST_L
RST		RST	RST_PMU_IN
RST		RST	UD881_RST
RST		RST	UD882_RST

PMU SENSE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PMU_SENSE	*	*	3:1_SPACING
PMU_SENSE	GND	*	1.5:1_SPACING

VOLTAGE	NET_TYPE		
	PHYSICAL	SPACING	
1.1V	EWR_SENSE	PMU_SENSE	PPVDD_CPU_SOC_SENSE
1.1V	EWR_SENSE	PMU_SENSE	PPVDD_GPU_SOC_SENSE
1.0V	EWR_SENSE	PMU_SENSE	PPVDD_SOC_SOC_SENSE
1.1V	EWR_SENSE	PMU_SENSE	PPVDD_CPU_RAIL_SENSE
1.1V	EWR_SENSE	PMU_SENSE	PPVDD_GPU_RAIL_SENSE
1.0V	EWR_SENSE	PMU_SENSE	PPVDD_SOC_RAIL_SENSE
1.05V	MIN_NECK_WIDTH=0.05MM	PMU_SENSE	ADC_SMP51_MSMC_IV05
1.8V	MIN_NECK_WIDTH=0.05MM	PMU_SENSE	ADC_SMP53_MSME_IV8

8

7

6

5

4

3

8

7

6

5

4

3

RF

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
WIFI_50S	*	50_OHM_RF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
WIFI	*	*	4:1_SPACING

	NET_TYPE		
	PHYSICAL	SPACING	
RF0	WIFI_50S	WIFI	RF G 0 MATCH MOD 46
RF0	WIFI_50S	WIFI	RF G 0 MATCH ANT 46
RF0	WIFI_50S	WIFI	RF G 0 BAW MOD 46
RF0	WIFI_50S	WIFI	RF G 0 BAW ANT 46
RF0	WIFI_50S	WIFI	RF G 0 DIPLEXER 46
RF0	WIFI_50S	WIFI	RF A 0 MATCH 46
RF0	WIFI_50S	WIFI	RF A 0 DIPLEXER 46
RF0	WIFI_50S	WIFI	RF G 1 MATCH MOD 46
RF0	WIFI_50S	WIFI	RF G 1 MATCH ANT 46
RF0	WIFI_50S	WIFI	RF G 1 BAW MOD 46
RF0	WIFI_50S	WIFI	RF G 1 BAW ANT 46
RF0	WIFI_50S	WIFI	RF G 1 DIPLEXER 46
RF0	WIFI_50S	WIFI	RF A 1 MATCH 46
RF0	WIFI_50S	WIFI	RF A 1 DIPLEXER 46
RF1	WIFI_50S	WIFI	RF 0 ANT MATCH T 46
RF1	WIFI_50S	WIFI	RF 0 ANT 46
RF1	WIFI_50S	WIFI	RF 1 ANT MATCH T 46
RF1	WIFI_50S	WIFI	RF 1 ANT 46

D

D

C

C

B

B

A

8

7

6

5

4

3